WO2022062646A1 - Procédé et appareil d'économie d'énergie pour grappe de cœurs, et puce, dispositif et support de stockage - Google Patents

Procédé et appareil d'économie d'énergie pour grappe de cœurs, et puce, dispositif et support de stockage Download PDF

Info

Publication number
WO2022062646A1
WO2022062646A1 PCT/CN2021/109332 CN2021109332W WO2022062646A1 WO 2022062646 A1 WO2022062646 A1 WO 2022062646A1 CN 2021109332 W CN2021109332 W CN 2021109332W WO 2022062646 A1 WO2022062646 A1 WO 2022062646A1
Authority
WO
WIPO (PCT)
Prior art keywords
processor
cluster
enter
processing device
core
Prior art date
Application number
PCT/CN2021/109332
Other languages
English (en)
Chinese (zh)
Inventor
刘君
Original Assignee
哲库科技(北京)有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 哲库科技(北京)有限公司 filed Critical 哲库科技(北京)有限公司
Publication of WO2022062646A1 publication Critical patent/WO2022062646A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3243—Power saving in microcontroller unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present application relates to electronic technology, and relates to, but is not limited to, power saving methods and devices, chips, devices, and storage media for processor clusters.
  • cluster structures At present, in the field of electronic technology, from early single-core processors, to multi-core processors, to cluster structures, the purpose is to improve the processing capability of the system under a limited main frequency.
  • the introduction of cluster structure also provides the basis for the realization of multi-task parallelism.
  • a cluster structure is a more sophisticated approach that groups several processor cores into a group called a cluster. Typically, several such clusters can be set up within a slice. Since each cluster contains multiple processor cores, it has more processing power.
  • processor clusters Core Cluster
  • the present application provides a power saving method for a processor cluster, wherein the processor cluster includes at least two processor cores, and the method includes: completing, in any one of the processor cores in the processor cluster, each of the allocated processor cores.
  • any of the processor cores enters an idle state; the any processor core determines whether it is the last processor core in the processor cluster to enter the idle state; if any of the processor cores enter the idle state The processor core is not the last processor core in the processor cluster to enter the idle state, and any of the processor cores enters the sleep state.
  • the processing device is any processing device in a processor cluster, and the processing device includes: a determining module, configured to enter an idle state when each assigned non-idle task is completed , determine whether it is the last processing device in the processor cluster to enter the idle state; the control module is configured to control the processing device if it is not the last processing device in the processor cluster to enter the idle state Go to sleep.
  • the present application provides a chip, the chip includes at least two processors, and when any one of the processors executes a computer program, the method described in the present application is implemented.
  • An electronic device provided by the present application includes a memory and at least two processors, wherein the memory stores a computer program that can be run on the processors, and when any one of the processors executes the program, the computer program described in the present application is implemented. method.
  • a computer-readable storage medium provided by this application has a computer program stored thereon, and when the computer program is executed by a processor, the method described in this application is implemented.
  • FIG. 1A is a schematic flowchart of an implementation of a power saving method for a processor cluster provided by the present application
  • 1B is a schematic diagram of the effect comparison of two technical solutions provided by the application.
  • FIG. 2 is a schematic structural diagram of a modem provided by the application.
  • FIG. 3 is a schematic flowchart of another implementation of the power saving method for a processor cluster provided by the present application.
  • FIG. 4 is a schematic flowchart of another implementation of the power saving method for a processor cluster provided by the present application.
  • FIG. 5 is a schematic structural diagram of a processing device provided by the present application.
  • FIG. 6 is a schematic structural diagram of an electronic device provided by the present application.
  • first ⁇ second ⁇ third involved in this application is used to distinguish similar or different objects, and does not represent a specific ordering of objects. It can be understood that “first ⁇ second ⁇ third” Where permitted, the specific order or sequence may be interchanged to enable the application described herein to be practiced in sequences other than those illustrated or described herein.
  • FIG. 1A is a schematic flowchart of the implementation of the power saving method for the processor cluster of the present application, as shown in FIG. 1A , The method may include the following steps 101 to 103:
  • Step 101 When any one of the processor cores in the processor cluster completes each non-idle task assigned, the any processor core enters an idle state, and determines whether it is in the processor cluster. The last processor core to enter the idle state; if yes, go to step 102; otherwise, go to step 103.
  • the processor cluster includes at least two processor cores, for example, including 4 processor cores or 6 processor cores.
  • the number of processor cores included in the processor cluster is not limited.
  • Each processor core corresponds to a processor.
  • the component corresponding to the processor cluster may be a multi-core processor. That is to say, in this application, a processor and a multi-core processor correspond to a hardware concept, and a processor cluster and a processor core correspond to a software concept.
  • the number of processors of the multi-core processor is not limited, and may be two or more. There is also no limitation on whether the corresponding processors of these processor cores are of the same model. These processors can be the same model or different.
  • the processor core after each processor core enters the idle state, or when it is determined that it is about to enter the sleep state, the processor core sends a notification message to each other processor core to notify that it has entered the idle state.
  • Each processor core can determine whether it is the last processor core in the processor cluster to enter the idle state according to the number of received notification messages.
  • each processor core in the processor cluster has one or more non-idle tasks and also has one idle task.
  • the priority of the idle task is the lowest, and the processor core enters the idle state after executing each non-idle task, that is, executes the idle task. That is, the step of determining whether it is the last processor core in the processor cluster to enter the idle state is performed; based on this, step 102 or step 103 is performed.
  • Step 102 the any processor core enters a sleep state, and controls the processor cluster to enter a power saving state.
  • the any processor core can control the processor cluster to enter a power saving state before entering the sleep state; in some embodiments, the any processor core can also control the processor cluster to enter the sleep state Controls the processor cluster to enter a power saving state. In this application, this is not limited.
  • the so-called power saving state means that the power consumption of the processor cluster is reduced compared to the previous working state.
  • the power-saving state is a power-off state or a sleep state.
  • the value of a specific variable in the shared memory may be backed up first; then, the shared memory is controlled to be powered off.
  • peripheral devices of the at least two processor cores can also be controlled to power off, enter the sleep state after the wake-up time is set, and notify the power management Unit (Power Management Unit, PMU), so that the PMU stops supplying power to the processor cluster.
  • PMU Power Management Unit
  • the PMU disconnects the power supply circuit between the power supply unit and the components corresponding to the processor cluster, so that the processor cluster enters a power-off state.
  • the power supply circuit between the power supply unit and the components corresponding to the processor cluster may not be disconnected, but the power supply to some components (such as shared memory and/or peripheral devices, etc.) in the components corresponding to the processor cluster may be stopped.
  • the component can go to sleep.
  • each processor core in the processor cluster has a power management function, that is, any processor core, as the last core to enter the idle state, has the ability to control the processor cluster to enter the power saving state.
  • a power management function that is, any processor core, as the last core to enter the idle state
  • Step 103 any of the processor cores enters a sleep state.
  • each processor core in the processor cluster has a power management function. After completing the assigned non-idle task, each processor core enters the idle state, and then judges whether it is the last one to enter the idle state. If not, it can enter the sleep state without still being in the active state, thereby saving unnecessary power consumption, which is useful for enhancing the endurance of low-power electronic products with strict power consumption requirements. great significance. Especially for mobile phones that people are inseparable from, under the premise of ensuring product functions, low power consumption can greatly extend the battery life of mobile phones, thereby improving user experience.
  • the processor cluster includes 4 processor cores, that is, 4 cores.
  • the main processor core ie, the main core
  • the main core has a power management function, and none of core1, core2, and core3 have this function; thus, the main core must wait until the last core even if it is not the last core to enter the idle state. After a core goes to sleep, it can go to sleep by itself.
  • the main core is the first processor core to enter the idle state. At this time, the main core cannot directly enter the sleep state, but remains in the Active state until core1 to Only when core 3 enters the sleep state can the main core enter the sleep state and control the power-off of the components corresponding to the processor cluster.
  • each processor core since each processor core has a power management capability, for example, as shown in Timeline 2 in FIG. 1B , once the above-mentioned main core enters the idle state, it is not the last processor core to enter the idle state. , you can directly enter the sleep state without waiting for core1 to core3 to enter the sleep state before entering the sleep state.
  • the task of power management can be completed by other cores. For example, core3 is the last to enter the idle state, so core3 can complete the power management task and control the power-off of the components corresponding to the processor cluster.
  • the main core can save the time in the active state (t1 as shown in FIG. 1B ). That is, compared with the previous technical solution (that is, only the main core has the power management function), the main core can enter the sleep state t1 earlier, thereby saving the power consumption of the main core and improving the battery life of the electronic device where it is located. , which is obviously beneficial to improve the user experience.
  • FIG. 2 is a schematic structural diagram of the modem of the application.
  • the modem 2 includes a multi-core processor 20, a PMU 21, a power supply unit (Power Supply) 22, a shared memory 23 and Peripherals (peripherals) 24;
  • the multi-core processor 20 includes 4 processors, namely the processor 201, the processor 202, the processor 203 and the processor 204;
  • the PMU 21 includes an AND logic detection circuit (AND) 211.
  • the multi-core processor includes 4 processors here is just an example, which should not limit the protection scope of the present application.
  • the multi-core processor may include any number of processors, which is not limited.
  • the power saving method for a processor cluster provided in this application is applicable to any processor cluster having two or more processor cores, that is, a multi-core processor.
  • Peripherals 24 are peripherals of multi-core processor 20 .
  • peripheral devices 24 are serial devices, timers, and/or interface devices (eg, USB), and the like.
  • each processor can execute a program instruction to write a sleep bit to a register, thereby triggering the controller to be set, and the PMU detects that all processors have entered sleep through an AND logic detection circuit.
  • the multi-core processor 20 is controlled to be powered off, that is, the power supply circuit between the power supply unit 22 and the multi-core processor 20 is disconnected.
  • the so-called low-power consumption scenarios of communication terminals refer to portable electronic products with batteries. These products often have relatively high requirements on the battery life of the products. Therefore, how to make these products have lower power consumption on the premise of ensuring functions? become an important issue to be solved.
  • FIG. 3 is a schematic flowchart of another implementation of the power saving method for the processor cluster of the present application. , as shown in FIG. 3, the method may include the following steps 301 to 307:
  • Step 301 when any one of the processor cores in the processor cluster completes each assigned non-idle task, the any processor core enters an idle state, and determines whether it is in the processor cluster. The last processor core to enter the idle state; if yes, go to step 302; otherwise, go to step 307;
  • Step 302 the any processor core backs up the specific variable value in the shared memory of each of the processor cores.
  • the processor core may back up certain variable values in the shared memory of each of the processor cores after entering the idle state and before entering the sleep state. In this way, the related service interruption problem caused by the loss of these data after entering the sleep state can be prevented, thereby effectively improving the communication service quality.
  • Step 303 after backing up the specific variable value in the shared memory, the any processor core controls the shared memory to be powered off, and then proceeds to step 304 .
  • the so-called shared memory refers to the cache device shared by each processor core in the processor cluster.
  • the shared memory is the second level cache (L2 Cache).
  • Step 304 the one processor core controls the peripheral devices of the at least two processor cores to power off, and then proceeds to step 305 .
  • the peripheral devices may be part or all of the peripheral devices of the at least two processor cores. That is, the one processor core can control part or all of the peripheral devices of the at least two processor cores to power off. For example, controlling peripheral devices such as serial devices, timers, and/or interface devices (eg, USB) to power off.
  • peripheral devices such as serial devices, timers, and/or interface devices (eg, USB) to power off.
  • Step 305 the any processor core sets the wake-up time of the processor cluster.
  • the communication terminal does not always communicate with the network, but is discontinuous.
  • the network determines that there is no related service of the terminal, it will tell the terminal when to enter the sleep state, that is, the terminal periodically receives messages sent by the network.
  • the wake-up time setting is for the terminal to wake up after sleeping for a period of time to detect whether the network calls itself.
  • step 302 to step 305 is not limited.
  • the processor core can first set the wake-up time of the processor cluster, then back up specific variable values, power off the shared memory, and finally power off the peripheral devices; of course, the processor core can also power off the peripheral devices first , then set the wake-up time of the processor cluster, and finally back up the specific variable values, power off the shared memory, and other execution sequences, which are not exhaustive here.
  • Step 306 after controlling the power off of the shared memory, controlling the power off of the peripheral devices, and setting the wake-up time of the processor cluster, the any processor core enters a sleep state, and notifies the PMU, so that the PMU When it is detected that each of the processor cores has entered a sleep state, the power supply to the processor cluster is stopped.
  • the PMU may disconnect the power supply circuit between the power supply unit and the components corresponding to the processor cluster, thereby stopping power supply to the processor cluster.
  • steps 302 to 306 are an implementation manner of controlling the processor cluster to enter a power saving state.
  • Controlling the processor cluster to enter a power saving state may include at least one of the above steps 302 to 306 .
  • the shared memory is controlled to be powered off after the peripheral device is controlled to be powered off and/or the value of a specific variable in the shared memory is backed up.
  • the processor core can notify the PMU that it has entered a sleep state in software or hardware.
  • the processor core can send a notification message to the PMU through Bluetooth or other wireless communication methods; in hardware, for example, the processor core can write sleep bits into registers by executing specific program instructions ( sleep bit), thereby informing the PMU that each processor core enters the sleep state when the register stores the sleep bit written by each processor core.
  • sleep bit specific program instructions
  • the controller can be triggered to set the bit, and the PMU stops the feed after detecting that all the processor cores have entered the sleep state through an AND logic detection circuit.
  • the processor cluster is powered, for example, the power supply circuit between the power supply unit and the components corresponding to the processor cluster is disconnected.
  • Step 307 any of the processor cores enters a sleep state, and notifies the PMU to enter a sleep state, so that the PMU stops supplying power to the processor cluster when it detects that each of the processor cores has entered a sleep state , to put the processor cluster into a power-saving state.
  • the processor core may notify the PMU to enter the sleep state before or after entering the sleep state. Understandably, the purpose of informing the PMU is to facilitate the PMU to know in time whether each processor core in the processor cluster has entered the sleep state, so as to quickly disconnect the power supply circuit between the power supply unit and the components corresponding to the processor cluster, thereby Save power consumption.
  • a processor core may write sleep bits to a register; wherein the register is used to notify the PMU of each of the processing when the sleep bits written by each of the processor cores are stored
  • the cores are in sleep state.
  • the controller when the sleep bit written by each processor core is stored in the register, the controller will be set, so that when the PMU detects that the controller is set through the AND logic detection circuit, it determines Each of the processor cores enters a sleep state. As such, the implementation notifies the PMU to go to sleep.
  • the PMU processor core is notified by hardware to enter the sleep state, so that a quick notification can be realized, so that the PMU can disconnect the power supply circuit in a more timely manner, thereby saving power consumption.
  • the software of the modem system uses an operating system (Operating System, OS) to uniformly schedule each processor core in the processor cluster, and the operating system assigns tasks to different processor cores.
  • OS Operating System
  • the software power management scheme determines a processor core in the system as the main processor core, and creates an idle task on the main processor core.
  • the main processor core enters a sleep state after all other processor cores enter an idle state. That is to say, whenever the main processor core enters the idle state, it needs to be the last one to enter the sleep state.
  • the L2 cache is the shared memory of all processor cores in the processor cluster.
  • the main processor core as the last processor core to sleep, must always be in the active (Active) state, until all other processor cores confirm that they have returned to sleep before they can sleep.
  • the idle state must wait for other processor cores to sleep before entering the sleep state, which prolongs the activation time of the main processor core, resulting in a waste of power.
  • Reasonable arrangement of tasks on each processor core can effectively solve such problems.
  • the processor core If it is the last processor core to enter the idle state, the processor core backs up the variables that the system needs to save, turns off the L2 cache (ie the second level cache) and peripheral devices, and sets the processor cluster's Wake up time, and then put yourself to sleep.
  • the hardware PMU unit detects that all processor cores have been sleeping, and powers off the corresponding components of the processor cluster as a whole; if you are not the last processor core to enter the idle state, only Put yourself into a sleep state, and hand off the work of controlling the overall power-off of the components corresponding to the processor cluster to other processor cores that have not yet been sleeping.
  • the software power management of multi-core processors is improved to distributed management, and the power-off process of the components corresponding to the processor cluster is centrally managed by the main processor core to each processor core. It can be processed on demand, so that tasks that are not activated by each processor core can enter a sleep state, so that there is no unnecessary waiting state for a processor core, which can save power more effectively.
  • the multi-core system can make the processor cluster enter the sleep state faster when it is sleeping, so as to avoid unnecessary waiting time.
  • the power management function is distributed to each processor core, thereby reducing the standby power consumption of the system and saving power.
  • the centralized management is changed to the distributed management, so as to better adapt to the power control of the multi-core system and reduce the standby power consumption of the system.
  • the present application provides a processing device, the processing device includes each module included and each unit included in each module; in the process of implementation, the processing device may be a central processing unit (CPU), Microprocessor (MPU), Digital Signal Processor (DSP), Field Programmable Gate Array (FPGA) or Graphics Processing Unit (GPU), etc.
  • CPU central processing unit
  • MPU Microprocessor
  • DSP Digital Signal Processor
  • FPGA Field Programmable Gate Array
  • GPU Graphics Processing Unit
  • FIG. 5 is a schematic structural diagram of the processing device of the present application.
  • the processing device 50 is any processing device in the processor cluster, and the processing device 50 includes a determination module 501 and a control module 502, wherein:
  • a determination module 501 configured to enter an idle state when completing each assigned non-idle task, and determine whether it is the last processing device in the processor cluster to enter the idle state;
  • the control module 502 is configured to control the processing device 50 to enter the sleep state if it is not the last processing device in the processor cluster to enter the idle state.
  • control module 502 is further configured to, if it is the last processing device in the processor cluster to enter the idle state, control the processing device 50 to enter the sleep state, and control the processor cluster to enter the idle state Power saving state.
  • control module 502 is configured to, if it is the last processing device in the processor cluster to enter the idle state, control the processor cluster to enter the idle state before or after the processing device 50 enters the sleep state Power saving state.
  • the processing device 50 further includes a notification module, the notification module is configured to notify the PMU processing device 50 to enter the sleep state if the processing device 50 is not the last processing device in the processor cluster to enter the idle state , so that the PMU stops supplying power to the processor cluster when it detects that each of the processing devices has entered a sleep state.
  • the notification module is configured to write a sleep bit to a register; wherein the register is configured to notify the PMU of each of the sleep bits written by each of the processing devices when storing the sleep bits written by each of the processing devices.
  • the processing devices all enter the sleep state.
  • control module 502 is configured to back up the specific variable value in the shared memory of each processing device; after backing up the specific variable value in the shared memory, control the shared memory Power off.
  • control module 502 is configured to back up certain variable values in the shared memory of each processing device 50 after the processing device 50 enters the idle state and before entering the sleep state.
  • control module 502 is further configured to control the power-off of peripheral devices of each of the processing devices.
  • the processing device 50 further includes a notification module; wherein, the control module 502 is further configured to set the wake-up time of the processor cluster; control the shared memory to power off and control the peripheral device to power off And/or after the wake-up time of the processor cluster is set, the notification module is triggered to notify the PMU, so that the PMU stops supplying power to the processor cluster when it detects that each of the processing devices has entered a sleep state.
  • each functional unit in each embodiment of the present application may be integrated into one processing unit, or may exist independently physically, or two or more units may be integrated into one unit.
  • the above-mentioned integrated units may be implemented in the form of hardware, or may be implemented in the form of software functional units. It can also be implemented in the form of a combination of software and hardware.
  • the present application provides a chip, the chip includes at least two processors, and any one of the processors executes a computer program When implementing the power saving method of the processor cluster described in this application.
  • FIG. 6 is a schematic structural diagram of the electronic device of the present application.
  • the electronic device 60 includes a memory 601 and at least two processors 602 .
  • the running computer program when any one of the processors executes the program, implements the power saving method of the processor cluster described in this application.
  • the memory 601 is configured to store instructions and applications executable by the processor 602, and can also cache data to be processed or processed by the processor 602 and various modules in the electronic device 60 (eg, image data, audio data, voice communication data and Video communication data), which can be realized by flash memory (FLASH) or random access memory (Random Access Memory, RAM).
  • FLASH flash memory
  • RAM Random Access Memory
  • the electronic device may be a portable device or a non-portable device.
  • the electronic device may be a portable device such as a smartphone, a laptop, a tablet, an e-reader, a phone watch, a smart bracelet, or an MP3 player.
  • the electronic device may also be a non-portable device such as a computer.
  • the present application if the above-mentioned power saving method for a processor cluster is implemented in the form of a software function module and sold or used as an independent product, it can also be stored in a computer-readable storage medium.
  • the technical solutions of the present application can be embodied in the form of software products in essence or the parts that contribute to related technologies.
  • the computer software products are stored in a storage medium and include several instructions for making the electronic device All or part of the methods described in the various embodiments of the present application are performed.
  • the aforementioned storage medium includes: a U disk, a mobile hard disk, a read only memory (Read Only Memory, ROM), a magnetic disk or an optical disk and other media that can store program codes.
  • the present application is not limited to any particular combination of hardware and software.
  • the present application provides a computer-readable storage medium on which a computer program is stored, and when the computer program is executed by a processor, implements the power saving method for a processor cluster provided by the foregoing embodiments.
  • the present application provides a computer program product containing instructions, which, when running on an electronic device such as a computer, enables the electronic device to execute the method for saving power of a processor cluster provided by the foregoing method embodiments.
  • the disclosed apparatus and method may be implemented in other manners.
  • the embodiments of the touch screen system described above are only illustrative.
  • the division of the modules is only a logical function division.
  • there may be other division methods for example, multiple modules or components may be combined , or can be integrated into another system, or some features can be ignored, or not implemented.
  • the coupling, or direct coupling, or communication connection between the components shown or discussed may be through some interfaces, and the indirect coupling or communication connection of devices or modules may be electrical, mechanical or other forms. of.
  • modules described above as separate components may or may not be physically separated, and the components shown as modules may or may not be physical modules; they may be located in one place or distributed to multiple network units; Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution in this embodiment.
  • each functional module in each embodiment of the present application may all be integrated in one processing unit, or each module may be separately used as a unit, or two or more modules may be integrated in one unit; the above integration
  • the module can be implemented in the form of hardware, or it can be implemented in the form of hardware plus software functional units.
  • the aforementioned program can be stored in a computer-readable storage medium, and when the program is executed, the execution includes: The steps of the above method embodiments; and the aforementioned storage medium includes: a removable storage device, a read only memory (Read Only Memory, ROM), a magnetic disk or an optical disk and other media that can store program codes.
  • ROM Read Only Memory
  • the above-mentioned integrated units of the present application are implemented in the form of software function modules and sold or used as independent products, they may also be stored in a computer-readable storage medium.
  • the technical solutions of the present application can be embodied in the form of software products in essence or the parts that contribute to related technologies.
  • the computer software products are stored in a storage medium and include several instructions for making the electronic device All or part of the methods described in the various embodiments of the present application are performed.
  • the aforementioned storage medium includes various media that can store program codes, such as a removable storage device, a ROM, a magnetic disk, or an optical disk.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

L'invention concerne un procédé et appareil d'économie d'énergie pour une grappe de cœurs, ainsi qu'une puce, un dispositif et un support de stockage. La grappe de cœurs comporte au moins deux cœurs. Le procédé comporte les étapes suivantes: lorsqu'un quelconque cœur dans une grappe de cœurs achève chaque tâche répartie hors repos, le cœur quelconque considéré entre dans un état de repos; le cœur quelconque considéré détermine s'il est le dernier cœur de la grappe de cœurs à entrer dans l'état de repos; et si le cœur quelconque considéré n'est pas le dernier cœur de la grappe de cœurs à entrer dans l'état de repos, le cœur quelconque considéré entre dans un état de sommeil.
PCT/CN2021/109332 2020-09-24 2021-07-29 Procédé et appareil d'économie d'énergie pour grappe de cœurs, et puce, dispositif et support de stockage WO2022062646A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202011019751.X 2020-09-24
CN202011019751.XA CN112114651B (zh) 2020-09-24 2020-09-24 处理器簇的节电方法及装置、芯片、设备、存储介质

Publications (1)

Publication Number Publication Date
WO2022062646A1 true WO2022062646A1 (fr) 2022-03-31

Family

ID=73800632

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/109332 WO2022062646A1 (fr) 2020-09-24 2021-07-29 Procédé et appareil d'économie d'énergie pour grappe de cœurs, et puce, dispositif et support de stockage

Country Status (2)

Country Link
CN (1) CN112114651B (fr)
WO (1) WO2022062646A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112114651B (zh) * 2020-09-24 2022-08-16 哲库科技(北京)有限公司 处理器簇的节电方法及装置、芯片、设备、存储介质

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101539797A (zh) * 2008-03-18 2009-09-23 联芯科技有限公司 一种动态时钟与电源的控制方法、系统及装置
US20090254901A1 (en) * 2008-04-08 2009-10-08 Broadcom Corp. Systems and methods for using operating system (os) virtualisation for minimizing power consumption in mobile phones
CN111077976A (zh) * 2018-10-18 2020-04-28 珠海全志科技股份有限公司 多核心处理器的空闲状态低功耗模式实现方法和处理器
CN112114651A (zh) * 2020-09-24 2020-12-22 哲库科技(北京)有限公司 处理器簇的节电方法及装置、芯片、设备、存储介质

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102193826B (zh) * 2011-05-24 2012-12-19 哈尔滨工程大学 一种异构多核处理器高效任务调度方法
US9360918B2 (en) * 2012-12-21 2016-06-07 Advanced Micro Devices, Inc. Power control for multi-core data processor
US9760158B2 (en) * 2014-06-06 2017-09-12 Intel Corporation Forcing a processor into a low power state
US9891695B2 (en) * 2015-06-26 2018-02-13 Intel Corporation Flushing and restoring core memory content to external memory
CN105608049A (zh) * 2015-12-23 2016-05-25 魅族科技（中国）有限公司 智能终端的cpu控制方法及控制装置
CN106681472B (zh) * 2016-10-20 2019-08-23 南方电网科学研究院有限责任公司 异构多核处理器功耗控制装置及其功耗控制方法
CN110989820A (zh) * 2019-11-29 2020-04-10 上海庆科信息技术有限公司 处理器功耗的控制方法、装置、处理器及电子装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101539797A (zh) * 2008-03-18 2009-09-23 联芯科技有限公司 一种动态时钟与电源的控制方法、系统及装置
US20090254901A1 (en) * 2008-04-08 2009-10-08 Broadcom Corp. Systems and methods for using operating system (os) virtualisation for minimizing power consumption in mobile phones
CN111077976A (zh) * 2018-10-18 2020-04-28 珠海全志科技股份有限公司 多核心处理器的空闲状态低功耗模式实现方法和处理器
CN112114651A (zh) * 2020-09-24 2020-12-22 哲库科技(北京)有限公司 处理器簇的节电方法及装置、芯片、设备、存储介质

Also Published As

Publication number Publication date
CN112114651A (zh) 2020-12-22
CN112114651B (zh) 2022-08-16

Similar Documents

Publication Publication Date Title
US8977880B2 (en) Method for managing power supply of multi-core processor system involves powering off main and slave cores when master bus is in idle state
TWI336448B (en) Method and apparatus for providing for detecting processor state transitions
US6711691B1 (en) Power management for computer systems
CN102695998B (zh) 用于在虚拟化系统中控制中央处理单元功率的系统和方法
US8443216B2 (en) Hardware automatic performance state transitions in system on processor sleep and wake events
JP5773288B2 (ja) ハイスピードインターチップｈｓｉｃインタフェースに基づくウェイクアップ方法、ホットスワップ方法、およびデバイス
US20070005995A1 (en) Power management system for computing platform
US10394307B2 (en) Information processing apparatus, information processing method, and program
US9329658B2 (en) Block-level sleep logic
US10564708B2 (en) Opportunistic waking of an application processor
CN103838352A (zh) 用于具有集成基带的计算机系统的低功率状态
WO2013003255A2 (fr) Cœur de processeur à fonctionnement en rafale de grande efficacité comprenant un mode de charge de travail soutenu à plus faible dissipation d'énergie
US6694442B2 (en) Method for saving power in a computer by idling system controller and reducing frequency of host clock signal used by system controller
US20140013140A1 (en) Information processing apparatus and computer program product
EP3195086A1 (fr) Technologies pour gestion de puissance basée sur scénarios de matériel-logiciel collaborative
JP2013222321A (ja) メモリ制御装置、メモリ制御方法、情報処理装置、およびプログラム
WO2022062646A1 (fr) Procédé et appareil d'économie d'énergie pour grappe de cœurs, et puce, dispositif et support de stockage
KR20220122670A (ko) 장기 유휴 상태 시스템 및 방법
CN111913669A (zh) Ssd掉电速度提高方法、装置、计算机设备及存储介质
KR20140026308A (ko) 멀티 코어 시스템의 전력 관리 장치 및 방법
Garrett Powering down
WO2013159464A1 (fr) Dispositif de commande d'horloge de processeur multicoeur et procédé de commande
US20140189400A1 (en) Processing system and associated method
US20230114256A1 (en) Feature modification in standby mode based on power source capacity
TW541453B (en) Power saving device for computer and method thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21871024

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 21871024

Country of ref document: EP

Kind code of ref document: A1