WO2021196556A1 - Light-emitting diode device and manufacturing method therefor, and display panel - Google Patents

Light-emitting diode device and manufacturing method therefor, and display panel Download PDF

Info

Publication number
WO2021196556A1
WO2021196556A1 PCT/CN2020/120074 CN2020120074W WO2021196556A1 WO 2021196556 A1 WO2021196556 A1 WO 2021196556A1 CN 2020120074 W CN2020120074 W CN 2020120074W WO 2021196556 A1 WO2021196556 A1 WO 2021196556A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
light
semiconductor
superstructure
quantum well
Prior art date
Application number
PCT/CN2020/120074
Other languages
French (fr)
Chinese (zh)
Inventor
卢增祥
Original Assignee
亿信科技发展有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 亿信科技发展有限公司 filed Critical 亿信科技发展有限公司
Publication of WO2021196556A1 publication Critical patent/WO2021196556A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/15Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission
    • H01L27/153Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars
    • H01L27/156Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components having potential barriers, specially adapted for light emission in a repetitive configuration, e.g. LED bars two-dimensional arrays
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09FDISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G09F9/30Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
    • G09F9/33Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements being semiconductor devices, e.g. diodes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/04Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction
    • H01L33/06Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a quantum effect structure or superlattice, e.g. tunnel junction within the light emitting region, e.g. quantum confinement structure or tunnel barrier
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/36Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes
    • H01L33/38Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the electrodes with a particular shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/48Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
    • H01L33/58Optical field-shaping elements
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Definitions

  • This application relates to display technology, for example, to a light emitting diode device, a manufacturing method thereof, and a display panel.
  • the micron light-emitting diode device involves the technology of thinning, miniaturizing, and arraying the LED structure design, and its size is generally on the micron level.
  • the display technology based on micro-light-emitting diodes is to transfer micro-light-emitting diodes to the drive circuit substrate in batches, and then package them to form micro-light-emitting diode devices.
  • the micron light-emitting diode device develops towards miniaturization, there is a problem of reduced efficiency.
  • its size is very small, its performance will be affected by sidewall effects related to surface and internal defects (such as open adhesion, contamination, and structural damage). These defects cause non-radiative carrier reorganization to accelerate, greatly reducing the micron
  • the luminous efficiency of light-emitting diode devices requires higher luminous brightness to be achieved by increasing the working current and working voltage, which brings great challenges to the heat dissipation of micron light-emitting diode devices.
  • the embodiments of the present application provide a light-emitting diode device, a manufacturing method thereof, and a display panel, so as to achieve ultra-high light-emitting brightness and small-angle emission of the emitted light, thereby improving the light utilization rate.
  • an embodiment of the present application provides a light emitting diode device, including:
  • a plurality of light emitting units each of the light emitting units includes a first semiconductor layer, a second semiconductor layer, and a multiple quantum well layer located between the first semiconductor layer and the second semiconductor layer;
  • the common electrode layer is in a grid shape.
  • the grid of the common electrode layer surrounds the grid to form a plurality of first openings, and the first openings expose the light-emitting unit; the common electrode layer and the first semiconductor layer are electrically connected to each other. connect;
  • a plurality of driving electrodes are located on a side of the second semiconductor layer away from the multiple quantum well layer, and the driving electrodes are electrically connected to the second semiconductor layer;
  • At least one superstructure layer the superstructure layer is located on the light emitting display side of the light-emitting unit; each of the superstructure layers includes a plurality of superstructure units, the first opening exposes the superstructure unit, and the same
  • the super structure unit in the super structure layer corresponds to the light emitting unit one-to-one, each of the super structure unit is provided with a plurality of concave structures or a plurality of convex structures, and the super structure unit is configured to change the
  • the light intensity distribution characteristics of the light emitted by the light-emitting unit, the light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray.
  • the surface of each of the first semiconductor layers away from the multiple quantum well layer is etched to form the superstructure layer.
  • each of the first semiconductor layers includes an N-type gallium nitride layer, and each of the second semiconductor layers includes a P-type gallium nitride layer; the first semiconductor layers of a plurality of the light-emitting units are mutually Connected as one;
  • the common electrode layer is located on the surface of the first semiconductor layer adjacent to the multiple quantum well layer.
  • a first groove is provided on a side of the first semiconductor layer adjacent to the multiple quantum well layer, and the common electrode layer is located in the first groove.
  • it further includes at least one buffer layer, the buffer layer being located on a side of the first semiconductor layer away from the multiple quantum well layer;
  • the surface of at least one buffer layer adjacent to the multiple quantum well layer is etched to form the superstructure layer.
  • it further includes at least one buffer layer, the buffer layer being located on a side of the first semiconductor layer away from the multiple quantum well layer;
  • the buffer layer in contact with the first semiconductor layer is provided with a second groove on a side adjacent to the multiple quantum well layer, and the common electrode layer is located in the second groove;
  • the thickness of the common electrode layer is smaller than the depth of the second groove.
  • the distance between the edges of the first semiconductor layer of any two light-emitting units is greater than zero.
  • it further includes a support layer, the support layer being located on a side of the at least one buffer layer away from the multiple quantum well layer.
  • each of the superstructure units is provided with a plurality of convex structures, and the plurality of convex structures include a plurality of cylindrical projections;
  • the protrusion structures in different superstructure units have different diameters.
  • a quantum dot film is further included, and the quantum dot film is located on a side of the first semiconductor layer away from the multiple quantum well layer.
  • an embodiment of the present application provides a display panel including the light-emitting diode device described in the first aspect;
  • a driving chip the driving chip includes a first electrode and a plurality of second electrodes, the first electrode is electrically connected to the common electrode layer, and the plurality of second electrodes are in a one-to-one correspondence with the plurality of driving electrodes. connect.
  • each of the drive electrodes includes a first end surface and a second end surface, the first end surface is located between the second end surface and the light-emitting unit, and in each of the drive electrodes, the first end surface The area of the end surface is larger than the area of the second end surface.
  • an embodiment of the present application provides a method for manufacturing a light emitting diode device, including:
  • each of the light-emitting units includes a first semiconductor layer, a second semiconductor layer, and a multiple quantum well layer located between the first semiconductor layer and the second semiconductor layer;
  • the common electrode layer is a grid A plurality of first openings are formed around the grid of the common electrode layer, and the first openings expose the light-emitting unit;
  • the common electrode layer is electrically connected to the first semiconductor layer;
  • the driving electrode is located The second semiconductor layer is far away from the multiple quantum well layer, and the driving electrode is electrically connected to the second semiconductor layer;
  • each of the meta-layers includes a plurality of meta-units, and the first opening Exposing the superstructure unit, the superstructure unit in the same superstructure layer corresponds to the light-emitting unit one-to-one, and each of the superstructure units is provided with a plurality of concave structures or a plurality of convex structures,
  • the superstructure unit is configured to change the light intensity distribution characteristics of the light emitted by the light-emitting unit, and the
  • forming a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and forming at least one meta-layer on the light-emitting display side of the light-emitting unit includes:
  • forming the multiple light-emitting units on one side of the supporting layer includes:
  • the first semiconductor layers of a plurality of the light-emitting units are connected to each other as a whole, the first semiconductor layer is provided with a first groove on the side adjacent to the multiple quantum well layer, and the common electrode layer is located in the The first groove.
  • forming a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and forming at least one meta-layer on the light-emitting display side of the light-emitting unit includes:
  • At least one buffer layer is formed on one side of the support layer, and at least one meta-layer is formed by etching the surface of at least one buffer layer on the side away from the support layer;
  • the driving electrode film layer, the second semiconductor film layer, the multiple quantum well film layer and the first semiconductor film layer are etched to form the plurality of light emitting units and the plurality of driving electrodes.
  • forming at least one buffer layer on one side of the support layer, and etching at least one surface of the buffer layer on the side away from the support layer to form at least one meta-structure layer includes:
  • a buffer layer is formed on the temporary substrate, and the side of the temporary substrate provided with the buffer layer is bonded to the side of the support layer provided with the buffer layer, and the temporary substrate is removed ;
  • forming a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and forming at least one meta-layer on the light-emitting display side of the light-emitting unit includes:
  • the driving electrode film layer, the second semiconductor film layer, the multiple quantum well film layer and the first semiconductor film layer are etched to form the plurality of light emitting units and the plurality of driving electrodes.
  • the thickness of the common electrode layer is smaller than the depth of the second groove.
  • forming a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and forming at least one meta-layer on the light-emitting display side of the light-emitting unit includes:
  • the driving electrode film layer, the second semiconductor film layer, the multiple quantum well film layer, and the first semiconductor film layer are etched to form the plurality of light emitting units and the plurality of driving electrodes.
  • FIG. 1 is a schematic structural diagram of a micron light-emitting diode device provided by an embodiment of the application;
  • Fig. 2 is a schematic diagram of an enlarged structure of the S1 area in Fig. 1;
  • FIG. 3 is a schematic structural diagram of another superstructure unit provided by an embodiment of the application.
  • FIG. 4 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application.
  • Fig. 5 is a schematic diagram of an enlarged structure of the S2 area in Fig. 4;
  • FIG. 6 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application.
  • FIG. 7 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application.
  • FIG. 8 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application.
  • Fig. 9 is a schematic diagram of an enlarged structure of the S3 area in Fig. 8;
  • FIG. 10 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application.
  • FIG. 11 is a schematic diagram of the structure of a micron light-emitting diode device without a superstructure unit
  • FIG. 12 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application.
  • FIG. 13 is a schematic structural diagram of a display panel provided by an embodiment of the application.
  • FIG. 14 is a schematic structural diagram of a display panel provided by an embodiment of the application.
  • 15 is a schematic structural diagram of a display panel provided by an embodiment of the application.
  • FIG. 16 is a schematic structural diagram of another display panel provided by an embodiment of the application.
  • FIG. 17 is a schematic diagram of a three-dimensional structure of the display panel shown in FIG. 16;
  • FIG. 18 is a schematic structural diagram of a vector pixel provided by an embodiment of this application.
  • FIG. 19 is a schematic diagram of the structure of a wafer provided by an embodiment of the application.
  • FIG. 20 is a flowchart of a manufacturing method of a micron light-emitting diode device according to an embodiment of the application.
  • FIG. 21 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application.
  • FIG. 22 is a detailed step flowchart of step S202 in FIG. 21;
  • Figures 23-27 are schematic diagrams of the manufacturing process of a micron light-emitting diode device provided by an embodiment of the application;
  • FIG. 28 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application.
  • FIG. 29 is a detailed step flowchart of step S302 in FIG. 28;
  • 30-37 are schematic diagrams of the manufacturing process of another micron light-emitting diode device provided by an embodiment of the application.
  • 38-41 are schematic diagrams of a part of the manufacturing process of another micron light-emitting diode device provided by an embodiment of the application;
  • FIG. 42 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application.
  • 43-FIG. 50 are schematic diagrams of the manufacturing process of another micron light-emitting diode device provided by an embodiment of the application.
  • FIG. 51 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application.
  • 52-59 are schematic diagrams of the manufacturing process of another micron light-emitting diode device provided by an embodiment of the application.
  • FIG. 1 is a schematic structural diagram of a micron light-emitting diode device provided by an embodiment of the application
  • FIG. 2 is a schematic diagram of an enlarged structure of the S1 area in FIG.
  • a micron light-emitting diode device includes a common electrode layer 20, a plurality of light-emitting units 30, a plurality of driving electrodes 40, and at least one superstructure layer (a superstructure layer is exemplarily shown in FIG. 1).
  • the light emitting unit 30 includes a first semiconductor layer 31, a second semiconductor layer 33, and a multiple quantum well layer 32 located between the first semiconductor layer 31 and the second semiconductor layer 33.
  • the common electrode layer 20 is in the shape of a grid.
  • the grid of the common electrode layer 20 surrounds the grid to form a plurality of first openings 21.
  • the vertical projection of is located in the vertical projection of the first opening 21 on the plane where the first semiconductor layer 31 is located.
  • the common electrode layer 20 is electrically connected to the first semiconductor layer 31.
  • the driving electrode 40 is located on the side of the second semiconductor layer 33 away from the multiple quantum well layer 32, and the driving electrode 40 is electrically connected to the second semiconductor layer 33.
  • the meta-structure layer is located on the light-emitting display side of the light-emitting unit 30, and each meta-structure layer includes a plurality of meta-structure units 50.
  • the first opening 21 exposes the super structure unit 50, that is, the vertical projection of the super structure unit 50 on the plane where the first semiconductor layer 31 is located is within the vertical projection of the first opening 21 on the plane where the first semiconductor layer 31 is located.
  • the super structure unit 50 in the same meta structure layer corresponds to the light emitting unit 30 one-to-one, and the super structure unit 50 is provided with a plurality of recessed structures or a plurality of raised structures (exemplarily, a plurality of recessed structures are shown in FIG. 1 and FIG. Take an example for explanation), which is used to change the light intensity distribution characteristics of the light rays.
  • the light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray.
  • the common electrode layer 20 may be composed of a metal mesh.
  • the superstructure layer is a layered structure with a specific etching pattern.
  • the superstructure layer includes a plurality of superstructure units 50.
  • the superstructure unit 50 adjusts the light emitting angle and direction of the light emitting unit 30 to achieve ultra-high luminous brightness It emits at a small angle with the emitted light, which improves the light utilization rate.
  • different superstructure units 50 can make different light-emitting units 30 have different light-emitting angles and light-emitting directions, so as to realize individual control of the light-emitting angles and light-emitting directions of different light-emitting units 30.
  • the light exit angle refers to the emission angle.
  • FIG. 3 is a schematic structural diagram of another superstructure unit provided by an embodiment of the application.
  • the superstructure unit 50 is provided with a plurality of protrusion structures.
  • the plurality of protrusion structures includes a plurality of cylindrical protrusions.
  • all raised structures have the same height.
  • the convex structures in different superstructure units 50 have different diameters, so that different superstructure units 50 have different surface shapes, so as to realize independent control of the light-emitting angle and light-emitting direction of different light-emitting units 30 .
  • all the cylindrical protrusions are set to have the same height, thereby facilitating the integration of the super structure unit 50 with other structural components, and preventing the super structure unit 50 from causing problems such as warping.
  • the convex structure formed in the actual product is not a standard cylinder, and may have a certain conicity, that is, a truncated cone shape is formed.
  • the height of the cylindrical protrusion is H1, and the height of the cylindrical protrusion is greater than or equal to 800 nm and less than or equal to 1000 nm, that is, 800 nm ⁇ H1 ⁇ 1000 nm.
  • the diameter of the cylindrical protrusion is H2, and the diameter of the cylindrical protrusion is greater than or equal to 100 nm and less than or equal to 300 nm, that is, 100 nm ⁇ H2 ⁇ 300 nm.
  • a sub-wavelength diameter concave structure or a convex structure can be etched within a diameter range on the order of a wavelength, and a structure with a depth of hundreds of nanometers can be etched to form a superstructure layer (including the superstructure unit 50).
  • the metastructure layer (including the metastructure unit 50) can be made of materials with high refractive index, good conductivity, and easy bonding with GaN (ie, gallium nitride). In one embodiment, it can also be made of materials that are easy to manufacture, transparent, Made of materials with good flatness and other characteristics.
  • the first semiconductor layer 31 includes an N-type gallium nitride layer
  • the second semiconductor layer 33 includes a P-type gallium nitride layer.
  • the common electrode layer 20 is a cathode
  • the driving electrode 40 is an anode.
  • the thickness of the N-type gallium nitride layer is greater than the thickness of the P-type gallium nitride layer, that is, the thickness of the first semiconductor layer 31 is greater than the thickness of the second semiconductor layer 33.
  • the surface of the first semiconductor layer 31 on the side away from the multiple quantum well layer 32 is etched to form a superstructure layer.
  • the meta-structure unit 50 in the meta-structure layer is provided with a plurality of concave structures or a plurality of convex structures to change the light intensity distribution characteristics of the light rays.
  • the light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray.
  • the first semiconductor layer 31 is etched to form a superstructure layer on the side of the first semiconductor layer 31 away from the multiple quantum well layer 32, which is equivalent to multiplexing the first semiconductor layer 31 as a superstructure layer.
  • the superstructure layer multiplexes the original film layer (the first semiconductor layer 31), does not increase the thickness of the micron light-emitting diode, and realizes independent control of the light-emitting angle and light-emitting direction of different light-emitting units 30.
  • the first semiconductor layer 31 includes an N-type gallium nitride layer
  • the second semiconductor layer 33 includes a P-type gallium nitride layer.
  • the common electrode layer 20 is a cathode
  • the driving electrode 40 is an anode.
  • the first semiconductor layers 31 of the plurality of light emitting units 30 are connected to each other as a whole.
  • the multiple quantum well layer 32 and the second semiconductor layer 33 of the plurality of light-emitting units 30 are jointly formed on one first semiconductor layer 31.
  • the common electrode layer 20 is located on the surface of the first semiconductor layer 31 adjacent to the multiple quantum well layer 32.
  • the common electrode layer 20, the multiple quantum well layer 32, the second semiconductor layer 33, and the driving electrode 40 are located on the same side of the first semiconductor layer 31, which is equivalent to multiplexing the first semiconductor layer 31 as a substrate, thereby There is no need to set up a special substrate, and the thickness of the micron light-emitting diode is reduced.
  • a plurality of first grooves 111 are provided on the side of the first semiconductor layer 31 adjacent to the multiple quantum well layer 32, and the common electrode layer 20 is located in the first groove 111.
  • a plurality of first grooves 111 are provided on the side of the first semiconductor layer 31 adjacent to the multiple quantum well layer 32, and the first grooves 111 are located between two adjacent light-emitting units 30, and the first semiconductor layer 31
  • the first groove 111 is etched to avoid adhesion of the multiple quantum well layers 32 in two adjacent light-emitting units 30, and to ensure that the adjacent multiple quantum well layers 32 can be completely cut and separated.
  • the common electrode layer 20 further includes a common terminal 311.
  • FIG. 4 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application.
  • FIG. 5 is an enlarged structure diagram of the S2 area in FIG.
  • One buffer layer 11 is shown schematically, and at least one buffer layer 11 is located on the side of the first semiconductor layer 31 away from the multiple quantum well layer 32.
  • the surface of the at least one buffer layer 11 adjacent to the multiple quantum well layer 32 is etched to form a superstructure layer.
  • the meta-structure unit 50 in the meta-structure layer is provided with a plurality of concave structures or a plurality of convex structures to change the light intensity distribution characteristics of the light rays.
  • the light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray.
  • At least one buffer layer 11 is etched to form at least one meta-layer on the side of the at least one buffer layer 11 away from the multiple quantum well layer 32.
  • one buffer layer 11 is etched to form a meta-layer.
  • two buffer layers 11 are etched to form two meta-layers, or only one buffer layer 11 of the two buffer layers 11 is etched to form one meta-layer. It is equivalent to multiplexing at least one buffer layer 11 into a superstructure layer. Since the superstructure layer reuses the original film layer (buffer layer 11), the thickness of the micron light-emitting diode is not increased, and the light-emitting angle of different light-emitting units 30 is realized , Individual control of light direction.
  • the side of the buffer layer 11 provided with the superstructure layer needs to be bonded to the light-emitting unit film layer, the light-emitting unit film layer is the whole before patterning. Therefore, the superstructure layer is etched and formed on at least one buffer layer 11. During the bonding process, alignment is not required, the alignment process is omitted, and the process flow is simplified.
  • the micron light emitting diode device further includes at least one buffer layer 11, and the at least one buffer layer 11 is located on the side of the first semiconductor layer 31 away from the multiple quantum well layer 32.
  • the buffer layer 11 in contact with the first semiconductor layer 31 is provided with a plurality of second grooves 112 on the side adjacent to the multiple quantum well layer 32, that is, the buffer layer 11 closest to the multiple quantum well layer 32 is adjacent to the multiple quantum well layer 32.
  • a plurality of second grooves 112 are provided on one side of the well layer 32.
  • the common electrode layer 20 is located in the plurality of second grooves 112. In the direction perpendicular to the buffer layer 11, the thickness of the common electrode layer 20 is smaller than the depth of the second groove.
  • the common electrode layer 20 is located in the plurality of second grooves 112
  • the thickness of the common electrode layer 20 is less than the depth of the second groove 112, so that during the bonding process, the common electrode layer 20 will not contact the light-emitting unit film layer, and the common electrode layer 20 will not adversely affect the bonding. It also provides a margin for pressure deformation of the buffer layer 11. Even if the buffer layer 11 is deformed under pressure, the common electrode layer 20 will not contact the light-emitting unit film layer, and the common electrode layer 20 will not adversely affect the bonding. , To ensure the quality of the bonding.
  • the distance between the edges of any two first semiconductor layers 31 is greater than zero. That is, any two first semiconductor layers 31 are independent of each other, any two first semiconductor layers 31 are not connected, any two first semiconductor layers 31 are not in contact, and a plurality of first semiconductor layers 31 are discretely distributed. Therefore, a continuous optical waveguide is not formed, and light crosstalk between adjacent light-emitting units 30 is avoided.
  • the micron light emitting diode device further includes a support layer 10, and the support layer 10 is located on the side of at least one buffer layer 11 away from the multiple quantum well layer 32.
  • the common electrode layer 20, the plurality of light-emitting units 30, the plurality of driving electrodes 40, at least one meta-layer and at least one buffer layer 11 are located on the same side of the support layer 10.
  • the support layer 10 may be a transparent protective layer, and the support layer 10 may include a sapphire material.
  • the buffer layer 11 may include a gallium nitride material and an N-type gallium nitride material. That is, the gallium nitride material is grown on the support layer 10 of sapphire material, and then an N-type gallium nitride material is grown on the film layer formed of the gallium nitride material. Before growing the N-type GaN material, Mr. Long grows the GaN material. The N-type GaN material is grown on the GaN material. Due to the lattice matching of the GaN material and the N-type GaN material, it is helpful to prevent Lattice defects of N-type gallium nitride materials.
  • the micron light-emitting diode device includes a support layer 10, a common electrode layer 20, a plurality of light-emitting units 30, a plurality of driving electrodes 40, and Multiple superstructure layers (two superstructure layers are exemplarily shown in FIG. 6).
  • the micron light emitting diode device also includes a plurality of buffer layers 11 (two buffer layers 11 are exemplarily shown in FIG. 6).
  • the surface of each buffer layer 11 away from the support layer 10 is etched to form a superstructure layer, and each superstructure layer includes a plurality of superstructure units 50.
  • the multi-layer superstructure layer can control the divergence angle and the deflection direction of the light beam, so as to achieve a smaller divergence angle and higher light output brightness.
  • a plurality of different buffer layers 11 may be made of gallium nitride material, or other materials capable of bonding with gallium nitride material.
  • the thickness of different superstructure layers can be the same or different.
  • the heights of the raised structures in two different superstructure layers can be the same or different (all the raised structures in the same superstructure layer have the same height).
  • the first semiconductor layer 31 includes an N-type gallium nitride layer
  • the second semiconductor layer 33 includes a P-type gallium nitride layer.
  • the common electrode layer 20 is a cathode
  • the driving electrode 40 is an anode
  • the second semiconductor layer 33 includes an N-type gallium nitride layer
  • the common electrode layer 20 is an anode
  • the driving electrode 40 is a cathode.
  • the material types of the first semiconductor layer 31 and the second semiconductor layer 33 can also be determined according to product requirements.
  • FIG. 7 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application.
  • the micron light-emitting diode device includes a common electrode layer 20, a plurality of light-emitting units 30, a plurality of driving electrodes 40, and at least one superstructure Layer (a superstructure layer is exemplarily shown in FIG. 7).
  • the meta-structure layer is located on the light-emitting display side of the light-emitting unit 30, and each meta-structure layer includes a plurality of meta-structure units 50.
  • the micron light emitting diode device further includes at least one buffer layer 11 (one buffer layer 11 is exemplarily shown in FIG. 7), and the at least one buffer layer 11 is located on the side of the first semiconductor layer 31 away from the multiple quantum well layer 32.
  • the surface of the at least one buffer layer 11 adjacent to the multiple quantum well layer 32 is etched to form a superstructure layer.
  • the micron light emitting diode device further includes a support layer 10, and the support layer 10 is located on the side of at least one buffer layer 11 away from the multiple quantum well layer 32.
  • the buffer layer 11 may include a gallium nitride material and a P-type gallium nitride material. That is, the gallium nitride material is grown on the support layer 10 of sapphire material, and then the p-type gallium nitride material is grown on the film layer formed of the gallium nitride material. Before growing the P-type gallium nitride material, Mr. grows the gallium nitride material.
  • the P-type gallium nitride material is grown on the gallium nitride material. Due to the lattice matching of the gallium nitride material and the P-type gallium nitride material, it is helpful to prevent Lattice defects of P-type gallium nitride materials.
  • FIG. 8 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application.
  • FIG. 9 is an enlarged schematic diagram of the S3 area in FIG. 8.
  • the first semiconductor layer 31 is etched to The first semiconductor layer 31 forms a superstructure layer on the side away from the multiple quantum well layer 32, which is equivalent to multiplexing the first semiconductor layer 31 as a superstructure layer, because the superstructure layer multiplexes the original film layer (the first semiconductor layer 31 ), the thickness of the micron light-emitting diode is not increased, and the light-emitting angle and light-emitting direction of different light-emitting units 30 are individually controlled.
  • FIG. 10 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application.
  • the micron light-emitting diode device includes a plurality of buffer layers 11 (two buffer layers 11 are exemplarily shown in FIG. 10) .
  • the surface of each buffer layer 11 away from the support layer 10 is etched to form a superstructure layer, and each superstructure layer includes a plurality of superstructure units 50.
  • the multi-layer superstructure layer can control the divergence angle and the deflection direction of the light beam, so as to achieve a smaller divergence angle and higher light output brightness.
  • the first semiconductor layer 31 includes a P-type gallium nitride layer
  • the second semiconductor layer 33 includes an N-type gallium nitride layer
  • the common electrode layer 20 is an anode
  • the driving electrode 40 For the cathode.
  • the thickness of the N-type gallium nitride layer is greater than the thickness of the P-type gallium nitride layer, that is, the thickness of the first semiconductor layer 31 is smaller than the thickness of the second semiconductor layer 33.
  • FIG. 11 is a schematic diagram of the structure of a micron light-emitting diode device without a superstructure unit. Referring to FIG. 11, since the light emission distribution of the light-emitting unit 30 is a Lambertian distribution, the light emitted by the light-emitting unit 30 will cause adjacent light emission after passing through the quantum dot film 82 The optical crosstalk of the unit 30 reduces the display resolution.
  • FIG. 12 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application.
  • the micron light-emitting diode device includes a superstructure unit 50, and the micron light-emitting diode device further includes a quantum dot film 82.
  • the quantum dot film 82 is located
  • the first semiconductor layer 31 is away from the side of the multiple quantum well layer 32.
  • the side of the first semiconductor layer 31 away from the multiple quantum well layer 32 is the light emitting display side of the light emitting unit 30, and the quantum dot film 82 is located on the light emitting display side of the light emitting unit 30.
  • the quantum dot film 82 is located on the side of the superstructure unit 50 away from the light emitting unit 30.
  • the superstructure unit 50 since the superstructure unit 50 reduces the angle of light emitted by the light-emitting unit 30, the light divergence angle is small, so that the radiation area is within one pixel range (that is, the range where the light-emitting unit 30 is located), so the phase can be reduced. Crosstalk between adjacent light-emitting units 30.
  • the light emitting unit 30 emits blue light
  • the quantum dot film 82 includes a red light quantum dot film
  • the light emitting unit 30 emits blue light and irradiates the red light quantum dot film to generate red light.
  • Micron LED devices can realize red display.
  • the light-emitting unit 30 emits blue light
  • the quantum dot film 82 includes a red light quantum dot film and a green light quantum dot film. Light quantum dot film and green light quantum dot film.
  • the light emitting unit 30 emits blue light to irradiate the red light quantum dot film to generate red light, and the light emitting unit 30 emits blue light to irradiate the green light quantum dot film to generate green light.
  • the region of the quantum dot film 82 where the quantum dots are not injected can directly transmit blue light, so the micron light-emitting diode device can realize color display.
  • FIG. 13 is a schematic structural diagram of a display panel provided by an embodiment of the application
  • FIG. 14 is a schematic structural diagram of a display panel provided by an embodiment of the application
  • FIG. 15 is a schematic structural diagram of a display panel provided by an embodiment of the application 13, 14 and 15, the display panel includes the micron light-emitting diode device in any embodiment, and further includes a driving chip 60.
  • the driving chip 60 includes a first electrode 61 and a plurality of second electrodes 62.
  • the first electrode 61 is electrically connected to the common electrode layer 20, for example, the first electrode 61 is electrically connected to the common terminal 311 of the common electrode layer 20.
  • the second electrode 62 is electrically connected to the driving electrode 40 in a one-to-one correspondence.
  • the display panel further includes a glue layer 70, and the glue layer 70 is located between the driving chip 60 and the micron light emitting diode device.
  • the adhesive layer 70 is used for bonding, which can improve the bonding efficiency and realize direct bonding at the wafer level.
  • the driving electrode 40 includes a first end surface and a second end surface, the first end surface is located between the second end surface and the light emitting unit 30, and the area of the first end surface is larger than that of the second end surface. Area, the first end surface and the second end surface are parallel to the first semiconductor layer 31, that is, the first end surface and the second end surface are parallel to the light emitting surface of the display panel. In the embodiment of the present application, the area of the first end surface is larger than the area of the second end surface, and the first end surface facing the glue layer 70 is relatively sharp. During the gluing process, the glue layer material around the driving electrode 40 is easier to be discharged to ensure The micron LED device and the driving chip 60 can be better bonded.
  • the driving chip 60 further includes a driving substrate 63, and the first electrode 61 and the plurality of second electrodes 62 are located on the side of the driving substrate 63 facing the light-emitting unit 30.
  • the driving electrode 40 is a metal layer, which serves as the driving electrode of the light-emitting unit 30 and is bonded to the second electrode 62 of the driving chip 60.
  • the driving electrode 40 may have a light-reflecting effect to reflect the light emitted by the light-emitting unit 30 to the direction of the light-emitting surface.
  • the driving electrode 40 may be made of a highly reflective aluminum material.
  • the common electrode layer 20 is a cathode
  • the driving electrode 40 is an anode" as an example for explanation.
  • the first semiconductor layer 31 includes a P-type gallium nitride layer
  • the second semiconductor layer 33 includes an N-type gallium nitride layer
  • the common electrode layer 20 is an anode
  • the driving electrode 40 is a cathode.
  • the material types of the first semiconductor layer 31 and the second semiconductor layer 33 can also be determined according to product requirements.
  • the driving chip 60 includes a microelectromechanical device, The device is used to move in the horizontal direction (X direction) and vertical direction (Y direction), and drive the driving chip 60 to scan in the horizontal and vertical directions. Since the multiple light-emitting units 30 and the driving chip 60 are rigidly fixed, , The micro-electromechanical device drives a plurality of light-emitting units 30 to scan in the horizontal direction and the vertical direction.
  • the horizontal direction is perpendicular to the vertical direction, and the horizontal direction and the vertical direction are parallel to the plane where the multiple light-emitting units 30 are located.
  • the display panel further includes a light-shielding layer 81 which is located on the light-emitting display side of the light-emitting unit 30.
  • the light shielding layer 81 is located on the side of the support layer 10 away from the light emitting unit 30.
  • the light shielding layer 81 includes a plurality of second openings 811.
  • the second opening 811 corresponds to the first opening 21 one-to-one, and the area of the second opening 811 is smaller than the area of the first opening 21.
  • the vertical projection of the second opening 811 on the plane where the first semiconductor layer 31 is located is within the vertical projection of the first opening 21 on the plane where the first semiconductor layer 31 is located.
  • a light-shielding layer 81 is provided on the light-emitting side of the light-emitting unit 30.
  • the light-shielding layer 81 includes a plurality of second openings 811, and the second opening 811 is compared with
  • the first opening 21 has a smaller size, and combined with the micro-electromechanical device (ie MEMS micro-vibration system) in the driving chip 60, a higher resolution display effect can be achieved.
  • the light shielding layer 81 is grown on the side of the support layer 10 away from the light emitting unit 30. Since the processing line width of the metal can reach the nanometer level, metal can be selected as the material for forming the light shielding layer 81. A micron-level window smaller than the original pixel size is made on the light shielding layer 81 to allow only light within the range of the second opening 811 to pass through, thereby obtaining a smaller pixel size. As shown in Figure 17, the microelectromechanical device can make two-dimensional vibrations in a plane determined by the horizontal and vertical directions, thereby driving the light-emitting unit array (including multiple arrays of light-emitting units 30) to perform in the X and Y directions.
  • the size H3 of the pixel P1 (ie, the light-emitting unit 30) in the horizontal direction is 2um.
  • the microelectromechanical device moves 20 ⁇ m in the horizontal direction, one pixel is scanned in the horizontal direction, and 10 pixel points can be displayed in time division.
  • the 10 pixels include 1 original pixel P1 and 9 scanned pixels P2 obtained by scanning.
  • FIG. 18 is a schematic structural diagram of a vector pixel provided by an embodiment of the application.
  • the vector pixel includes the micron light-emitting diode device in any embodiment of the application, and the vector pixel also includes an imaging projection lens 83 and an imaging projection lens 83 It is located on the side of the support layer 10 away from the light-emitting unit 30.
  • the light emitting unit array (including multiple light emitting units 30 arranged in an array) is combined with the imaging projection lens 83 to control the light emitting direction of the light emitting unit array to form light emitted from different directions.
  • Different light-emitting units 30 have different light-emitting directions, that is, a pixel can have a single light-emitting direction, so it is called a vector pixel.
  • deflecting the narrow beam is beneficial for the narrow beam of the edge pixels to enter the imaging projection lens 83, otherwise the edge pixels cannot be imaged by the imaging projection lens 83.
  • FIG. 19 is a schematic diagram of the structure of a wafer provided by an embodiment of the application. Referring to FIG. 19, multiple micron light-emitting diode devices in the above-mentioned embodiment can be formed on the same wafer 100 at the same time, and form independent wafers through a cutting process. Micron light emitting diode device 200.
  • FIG. 20 is a flowchart of a method for manufacturing a micron light-emitting diode device according to an embodiment of the application. Referring to FIGS. 1 and 20, the method for manufacturing a micron light-emitting diode device includes:
  • the light emitting unit 30 includes a first semiconductor layer 31, a second semiconductor layer 33, and a multiple quantum well layer 32 located between the first semiconductor layer 31 and the second semiconductor layer 33.
  • the common electrode layer 20 has a grid shape.
  • the grid of the common electrode layer 20 surrounds the grid to form a plurality of first openings 21, and the first openings 21 expose the light-emitting unit 30.
  • the common electrode layer 20 is electrically connected to the first semiconductor layer 31.
  • the driving electrode 40 is located on the side of the second semiconductor layer 33 away from the multiple quantum well layer 32, and the driving electrode 40 is electrically connected to the second semiconductor layer 33.
  • Each superstructure layer includes a plurality of superstructure units 50, the first opening 21 exposes the superstructure unit 50, the superstructure unit 50 in the same superstructure layer corresponds to the light emitting unit 30 one-to-one, and the superstructure unit 50 is provided with multiple
  • the concave structure or multiple convex structures are used to change the light intensity distribution characteristics of the light rays, and the light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray.
  • the manufacturing method of the micron light-emitting diode device provided by the embodiment of the present application is used to form the micron light-emitting diode device in the foregoing embodiment.
  • the meta-structure layer formed on the display light-emitting side of the light-emitting unit 30 is a layered structure with a specific etching pattern.
  • the meta-structure layer includes a plurality of meta-units 50. Adjust to achieve ultra-high luminous brightness and small-angle emission of the emitted light, which improves the light utilization rate.
  • different superstructure units 50 can make different light-emitting units 30 have different light-emitting angles and light-emitting directions, so as to realize individual control of the light-emitting angles and light-emitting directions of different light-emitting units 30.
  • the light exit angle refers to the emission angle.
  • FIG. 21 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application
  • FIG. 22 is a detailed step flowchart of step S202 in FIG. 21,
  • FIG. 23-27 are a flowchart provided by an embodiment of the application.
  • the embodiment of the present application is to form a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and at least one superstructure is formed on the light-emitting display side of the light-emitting unit.
  • the layer modification referring to Figure 1 and Figure 21-27, the manufacturing method of the micron light-emitting diode device includes:
  • the common electrode layer 20 is first formed on the first semiconductor layer 31 between two adjacent light-emitting units 30, and then the driving electrode 40 is formed on the side of the light-emitting unit 30 away from the support layer.
  • the driving electrode 40 is first formed on the side of the light emitting unit 30 away from the support layer, and then the common electrode layer 20 is formed on the first semiconductor layer 31 between two adjacent light emitting units 30.
  • a common electrode layer 20 may be formed on the first semiconductor layer 31 between two adjacent light-emitting units 30, and a driving electrode 40 may be formed on the side of the light-emitting unit 30 away from the support layer.
  • step S205 it may further include: forming independent micron light-emitting diode devices 200 by cutting the multiple micron light-emitting diode devices 200 formed on the same chip 100 (that is, the process of splitting). And it may also include: assembling the micron light-emitting diode device and the driving chip 60 to form a display panel.
  • the temporary substrate 90 in step S204 can be removed after step S205, that is, after etching the surface of the first semiconductor layer 31 away from the multiple quantum well layer 32 to form a superstructure layer, the temporary substrate 90 is removed. ⁇ 90 ⁇ Substrate 90.
  • step S202 forming a plurality of light-emitting units 30 on one side of the support layer 10 (step S202) includes:
  • the first semiconductor film layer 310 includes N-type gallium nitride
  • the second semiconductor film layer 330 includes P-type gallium nitride.
  • the thickness of the first semiconductor film layer 310 is greater than the thickness of the second semiconductor film layer 330.
  • the second semiconductor film layer 330, the multiple quantum well film layer 320 and a part of the first semiconductor film layer 310 are etched to form a plurality of light emitting units 30.
  • the second semiconductor film layer 330 can be etched, a plurality of separated second semiconductor layers 33 can be formed.
  • a plurality of separated multiple quantum well layers 32 can be formed.
  • the formed first semiconductor layer 31 can also be a whole, and only the first semiconductor layer 31 is etched to form a plurality of first grooves 111.
  • the first semiconductor layers 31 of the plurality of light-emitting units 30 are connected to each other as a whole, and the first semiconductor layer 31 is provided with a plurality of first grooves 111 on the side adjacent to the multiple quantum well layer 32.
  • the common electrode layer 20 may be located in the first groove 111.
  • FIG. 28 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application
  • FIG. 29 is a detailed step flowchart of step S302 in FIG. 28,
  • FIG. 30-FIG. 37 are another example provided by this application.
  • the embodiment of the present application is to form a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and at least one super-electrode layer is formed on the light-emitting display side of the light-emitting unit.
  • the manufacturing method of the micron light-emitting diode device includes:
  • a buffer layer 11 is taken as an example for explanation.
  • the thickness of the common electrode layer 20 is smaller than the depth of the second groove 112 in the direction perpendicular to the buffer layer 11.
  • step S305 it may further include: designing openings, via depths and effective layers (the second semiconductor film layer 330, the multiple quantum well film layer 320, and the first semiconductor film layer 310) The thickness is uniform, that is, the common electrode layer 20 is exposed. Then grow metal posts in the vias until the vias are filled.
  • multiple separated second semiconductor layers 33 can be formed, and after the multiple quantum well film 320 is etched, multiple separated multiple quantum well layers 32 can be formed.
  • a semiconductor film layer 310 is etched to form a plurality of separated first semiconductor layers 31.
  • the driving electrode film layer 400 is etched to form a plurality of separated driving electrodes 40.
  • Figures 38-41 are schematic diagrams of a part of the manufacturing process of another micron light-emitting diode device provided by an embodiment of the application.
  • Two meta-layers are formed on one buffer layer as an example), referring to FIGS. 6 and 29-37, at least one buffer layer 11 is formed on one side of the support layer 10, and at least one buffer layer 11 is etched away from the support layer 10.
  • At least one superstructure layer is formed on the surface of one side (step S302), including:
  • the buffer layer 11 in this step is referred to as the first buffer layer
  • the superstructure layer in this step is referred to as the first superstructure layer.
  • the first buffer layer is etched to form a first superstructure layer on the first buffer layer.
  • the buffer layer 11 formed on the temporary substrate in this step is referred to as the second buffer layer.
  • the temporary substrates in different embodiments of the present application may be different substrates.
  • the temporary substrates in the same embodiment of the present application may be different substrates, or may be the same substrate.
  • the role of the temporary substrate is: as a temporary substrate and provide temporary support. Only used in the manufacturing process, there is no temporary substrate in the final product formed.
  • a second buffer layer can be formed on the temporary substrate, and the second buffer layer can be bonded to the first buffer layer. After the bonding is completed, the temporary substrate can be removed.
  • the superstructure layer formed on the second buffer layer in this step is referred to as the second superstructure layer.
  • steps S3022 and S3023 can be repeated, that is, a buffer layer 11 is formed on the temporary substrate.
  • the buffer layer 11 It is called the third buffer layer, and the side of the temporary substrate provided with the third buffer layer is bonded to the side of the support layer 10 provided with the second buffer layer, and the temporary substrate is removed. Then, the surface of the third buffer layer away from the support layer 10 is etched to form a superstructure layer (that is, the third superstructure layer).
  • FIG. 42 is a flowchart of another method for manufacturing a micron light-emitting diode device provided by an embodiment of the application
  • FIGS. 43-FIG. 50 are schematic diagrams of a manufacturing process of another micron light-emitting diode device provided by an embodiment of the application.
  • the manufacturing method of the micron light-emitting diode device includes:
  • the thickness of the common electrode layer 20 is smaller than the depth of the second groove 112 in the direction perpendicular to the buffer layer 11.
  • FIG. 51 is a flow chart of another method for manufacturing a micron light-emitting diode device provided by an embodiment of the application
  • FIGS. 52-59 are schematic diagrams of a manufacturing process of another micron light-emitting diode device provided by an embodiment of the application.
  • the manufacturing method of the micron light-emitting diode device includes:
  • S501 Provide a support layer 10.
  • S502 forming a buffer layer 11 on one side of the supporting layer 10, etching the surface of the buffer layer 11 away from the supporting layer to form a plurality of second grooves 112, and forming a common electrode layer 20 in the second grooves 112.
  • the first semiconductor film layer 310 includes P-type gallium nitride
  • the second semiconductor film layer 330 includes N-type gallium nitride.
  • the thickness of the first semiconductor film layer 310 is smaller than the thickness of the second semiconductor film layer 330.
  • the first semiconductor layer 31 includes an N-type gallium nitride layer
  • the second semiconductor layer 33 includes a P-type gallium nitride layer.
  • the common electrode layer 20 is a cathode
  • the driving electrode 40 is an anode.
  • the first semiconductor layer 31 includes a P-type gallium nitride layer
  • the second semiconductor layer 33 includes an N-type gallium nitride layer.
  • the common electrode layer 20 is an anode
  • the driving electrode 40 is a cathode.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • Led Devices (AREA)

Abstract

Provided are a light-emitting diode device and a manufacturing method therefor, and a display panel. The micro light-emitting diode device comprises: a plurality of light-emitting units, wherein each of the light-emitting units comprises a first semiconductor layer, a second semiconductor layer and a multi-quantum-well layer; common electrode layers of a grid shape; a plurality of driving electrodes; and at least one superstructure layer, wherein the superstructure layer is located at a light-emitting display side of each of the light-emitting units; each superstructure layer comprises a plurality of superstructure units; the superstructure units in the same superstructure layer correspond to the light-emitting units on a one-to-one basis; each of the superstructure units is provided with a plurality of recess structures or a plurality of protrusion structures; and the superstructure units are configured to change the light intensity distribution characteristic of light emergent from the light-emitting units.

Description

发光二极管器件及其制作方法、显示面板Light-emitting diode device, manufacturing method thereof, and display panel
本公开要求在2020年04月02日提交中国专利局、申请号为202010254643.4的中国专利申请的优先权,以上申请的全部内容通过引用结合在本公开中。The present disclosure claims the priority of a Chinese patent application filed with the Chinese Patent Office with an application number of 202010254643.4 on April 2, 2020, and the entire content of the above application is incorporated into the present disclosure by reference.
技术领域Technical field
本申请涉及显示技术,例如涉及一种发光二极管器件及其制作方法、显示面板。This application relates to display technology, for example, to a light emitting diode device, a manufacturing method thereof, and a display panel.
背景技术Background technique
微米发光二极管器件(Microled)涉及将LED结构设计进行薄膜化、微小化、阵列化的技术,其尺寸一般为微米级别。基于微发光二极管的显示技术,是将微发光二极管批量转移至驱动电路基板上,再进行封装,从而形成微米发光二极管器件。The micron light-emitting diode device (Microled) involves the technology of thinning, miniaturizing, and arraying the LED structure design, and its size is generally on the micron level. The display technology based on micro-light-emitting diodes is to transfer micro-light-emitting diodes to the drive circuit substrate in batches, and then package them to form micro-light-emitting diode devices.
相关技术中,微米发光二极管器件在向小型化发展时,存在效率降低的问题。当其尺寸非常小时,其性能会受到与表面和内部缺陷(例如开放式粘合、污染和结构损坏)相关的侧壁效应的影响,这些缺陷导致非辐射载体重组加速,极大的降低了微米发光二极管器件的发光效率,要获得较高的发光亮度,需要通过提升工作电流和工作电压来实现,这对微米发光二极管器件的散热带来极大的挑战。In the related art, when the micron light-emitting diode device develops towards miniaturization, there is a problem of reduced efficiency. When its size is very small, its performance will be affected by sidewall effects related to surface and internal defects (such as open adhesion, contamination, and structural damage). These defects cause non-radiative carrier reorganization to accelerate, greatly reducing the micron The luminous efficiency of light-emitting diode devices requires higher luminous brightness to be achieved by increasing the working current and working voltage, which brings great challenges to the heat dissipation of micron light-emitting diode devices.
发明内容Summary of the invention
本申请实施例提供一种发光二极管器件及其制作方法、显示面板,以实现超高的发光亮度和出射光线的小角度出射,提升了光利用率。The embodiments of the present application provide a light-emitting diode device, a manufacturing method thereof, and a display panel, so as to achieve ultra-high light-emitting brightness and small-angle emission of the emitted light, thereby improving the light utilization rate.
第一方面,本申请实施例提供一种发光二极管器件,包括:In the first aspect, an embodiment of the present application provides a light emitting diode device, including:
多个发光单元,每一所述发光单元包括第一半导体层、第二半导体层以及位于所述第一半导体层和所述第二半导体层之间的多量子阱层;A plurality of light emitting units, each of the light emitting units includes a first semiconductor layer, a second semiconductor layer, and a multiple quantum well layer located between the first semiconductor layer and the second semiconductor layer;
共电极层,呈网格状,所述共电极层的网格围绕形成多个第一开口,所述第一开口暴露出所述发光单元;所述共电极层与所述第一半导体层电连接;The common electrode layer is in a grid shape. The grid of the common electrode layer surrounds the grid to form a plurality of first openings, and the first openings expose the light-emitting unit; the common electrode layer and the first semiconductor layer are electrically connected to each other. connect;
多个驱动电极,所述驱动电极位于所述第二半导体层远离所述多量子阱层一侧,且所述驱动电极与所述第二半导体层电连接;A plurality of driving electrodes, the driving electrodes are located on a side of the second semiconductor layer away from the multiple quantum well layer, and the driving electrodes are electrically connected to the second semiconductor layer;
至少一个超构层,所述超构层位于所述发光单元的发光显示侧;每一所述超构层包括多个超构单元,所述第一开口暴露出所述超构单元,同一所述超构 层中的所述超构单元与所述发光单元一一对应,每一所述超构单元设置有多个凹陷结构或者多个凸起结构,所述超构单元被配置为改变所述发光单元的出光光线的光强分布特性,所述光强分布特性包括光线发散角度、主光线的偏转方向。At least one superstructure layer, the superstructure layer is located on the light emitting display side of the light-emitting unit; each of the superstructure layers includes a plurality of superstructure units, the first opening exposes the superstructure unit, and the same The super structure unit in the super structure layer corresponds to the light emitting unit one-to-one, each of the super structure unit is provided with a plurality of concave structures or a plurality of convex structures, and the super structure unit is configured to change the The light intensity distribution characteristics of the light emitted by the light-emitting unit, the light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray.
可选地,每一所述第一半导体层远离所述多量子阱层一侧的表面刻蚀形成所述超构层。Optionally, the surface of each of the first semiconductor layers away from the multiple quantum well layer is etched to form the superstructure layer.
可选地,每一所述第一半导体层包括N型氮化镓层,每一所述第二半导体层包括P型氮化镓层;多个所述发光单元的所述第一半导体层相互连接为一体;Optionally, each of the first semiconductor layers includes an N-type gallium nitride layer, and each of the second semiconductor layers includes a P-type gallium nitride layer; the first semiconductor layers of a plurality of the light-emitting units are mutually Connected as one;
所述共电极层位于所述第一半导体层临近所述多量子阱层一侧的表面。The common electrode layer is located on the surface of the first semiconductor layer adjacent to the multiple quantum well layer.
可选地,所述第一半导体层临近所述多量子阱层一侧设置有第一凹槽,所述共电极层位于所述第一凹槽中。Optionally, a first groove is provided on a side of the first semiconductor layer adjacent to the multiple quantum well layer, and the common electrode layer is located in the first groove.
可选地,还包括至少一个缓冲层,所述缓冲层位于所述第一半导体层远离所述多量子阱层一侧;Optionally, it further includes at least one buffer layer, the buffer layer being located on a side of the first semiconductor layer away from the multiple quantum well layer;
至少一个所述缓冲层临近所述多量子阱层一侧的表面刻蚀形成所述超构层。The surface of at least one buffer layer adjacent to the multiple quantum well layer is etched to form the superstructure layer.
可选地,还包括至少一个缓冲层,所述缓冲层位于所述第一半导体层远离所述多量子阱层一侧;Optionally, it further includes at least one buffer layer, the buffer layer being located on a side of the first semiconductor layer away from the multiple quantum well layer;
与所述第一半导体层接触的所述缓冲层在临近所述多量子阱层一侧设置有第二凹槽,所述共电极层位于所述第二凹槽中;The buffer layer in contact with the first semiconductor layer is provided with a second groove on a side adjacent to the multiple quantum well layer, and the common electrode layer is located in the second groove;
在垂直于所述缓冲层的方向上,所述共电极层的厚度小于所述第二凹槽的深度。In a direction perpendicular to the buffer layer, the thickness of the common electrode layer is smaller than the depth of the second groove.
可选地,任意两个所述发光单元的所述第一半导体层边缘之间的距离大于0。Optionally, the distance between the edges of the first semiconductor layer of any two light-emitting units is greater than zero.
可选地,还包括支撑层,所述支撑层位于所述至少一个缓冲层远离所述多量子阱层一侧。Optionally, it further includes a support layer, the support layer being located on a side of the at least one buffer layer away from the multiple quantum well layer.
可选地,每一所述超构单元设置有多个凸起结构,所述多个凸起结构包括多个圆柱形凸起;Optionally, each of the superstructure units is provided with a plurality of convex structures, and the plurality of convex structures include a plurality of cylindrical projections;
同一所述超构层中,所有的所述凸起结构具有相同的高度;In the same superstructure layer, all the raised structures have the same height;
同一所述超构层中,不同所述超构单元中的所述凸起结构具有不同的直径。In the same superstructure layer, the protrusion structures in different superstructure units have different diameters.
可选地,还包括量子点膜,所述量子点膜位于所述第一半导体层远离所述多量子阱层一侧。Optionally, a quantum dot film is further included, and the quantum dot film is located on a side of the first semiconductor layer away from the multiple quantum well layer.
第二方面,本申请实施例提供一种显示面板,包括第一方面所述的发光二 极管器件;以及In a second aspect, an embodiment of the present application provides a display panel including the light-emitting diode device described in the first aspect; and
驱动芯片,所述驱动芯片包括第一电极和多个第二电极,所述第一电极与所述共电极层电连接,所述多个第二电极与所述多个驱动电极一一对应电连接。A driving chip, the driving chip includes a first electrode and a plurality of second electrodes, the first electrode is electrically connected to the common electrode layer, and the plurality of second electrodes are in a one-to-one correspondence with the plurality of driving electrodes. connect.
可选地,每一所述驱动电极包括第一端面和第二端面,所述第一端面位于所述第二端面与所述发光单元之间,每一所述驱动电极中,所述第一端面的面积大于所述第二端面的面积。Optionally, each of the drive electrodes includes a first end surface and a second end surface, the first end surface is located between the second end surface and the light-emitting unit, and in each of the drive electrodes, the first end surface The area of the end surface is larger than the area of the second end surface.
第三方面,本申请实施例提供一种发光二极管器件的制作方法,包括:In a third aspect, an embodiment of the present application provides a method for manufacturing a light emitting diode device, including:
提供支撑层;Provide support layer;
在所述支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在所述发光单元的发光显示侧形成至少一个超构层;Forming a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and forming at least one meta-layer on the light-emitting display side of the light-emitting unit;
其中,每一所述发光单元包括第一半导体层、第二半导体层以及位于所述第一半导体层和所述第二半导体层之间的多量子阱层;所述共电极层,呈网格状,所述共电极层的网格围绕形成多个第一开口,所述第一开口暴露出所述发光单元;所述共电极层与所述第一半导体层电连接;所述驱动电极位于所述第二半导体层远离所述多量子阱层一侧,且所述驱动电极与所述第二半导体层电连接;每一所述超构层包括多个超构单元,所述第一开口暴露出所述超构单元,同一所述超构层中的所述超构单元与所述发光单元一一对应,每一所述超构单元设置有多个凹陷结构或者多个凸起结构,所述超构单元被配置为改变所述发光单元的出光光线的光强分布特性,所述光强分布特性包括光线发散角度、主光线的偏转方向。Wherein, each of the light-emitting units includes a first semiconductor layer, a second semiconductor layer, and a multiple quantum well layer located between the first semiconductor layer and the second semiconductor layer; the common electrode layer is a grid A plurality of first openings are formed around the grid of the common electrode layer, and the first openings expose the light-emitting unit; the common electrode layer is electrically connected to the first semiconductor layer; the driving electrode is located The second semiconductor layer is far away from the multiple quantum well layer, and the driving electrode is electrically connected to the second semiconductor layer; each of the meta-layers includes a plurality of meta-units, and the first opening Exposing the superstructure unit, the superstructure unit in the same superstructure layer corresponds to the light-emitting unit one-to-one, and each of the superstructure units is provided with a plurality of concave structures or a plurality of convex structures, The superstructure unit is configured to change the light intensity distribution characteristics of the light emitted by the light-emitting unit, and the light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray.
可选地,在所述支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在所述发光单元的发光显示侧形成至少一个超构层,包括:Optionally, forming a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and forming at least one meta-layer on the light-emitting display side of the light-emitting unit includes:
在所述支撑层的一侧形成所述多个发光单元;Forming the plurality of light-emitting units on one side of the supporting layer;
在相邻两个所述发光单元之间的第一半导体层上形成共电极层,以及在所述发光单元远离所述支撑层一侧形成驱动电极;Forming a common electrode layer on the first semiconductor layer between two adjacent light-emitting units, and forming a driving electrode on the side of the light-emitting unit away from the support layer;
将所述支撑层设置有所述发光单元的一侧翻转到临时基片上,并去除所述支撑层;Flip the side of the support layer on which the light-emitting unit is provided onto the temporary substrate, and remove the support layer;
刻蚀所述第一半导体层远离所述多量子阱层一侧的表面刻蚀形成所述超构层。Etching the surface of the first semiconductor layer away from the multiple quantum well layer to form the superstructure layer.
可选地,在所述支撑层的一侧形成所述多个发光单元,包括:Optionally, forming the multiple light-emitting units on one side of the supporting layer includes:
在所述支撑层的一侧依次形成第一半导体膜层、多量子阱膜层和第二半导体膜层;Forming a first semiconductor film layer, a multiple quantum well film layer and a second semiconductor film layer in sequence on one side of the support layer;
刻蚀所述第二半导体膜层、所述多量子阱膜层和部分所述第一半导体膜层,形成所述多个发光单元;Etching the second semiconductor film layer, the multiple quantum well film layer and part of the first semiconductor film layer to form the plurality of light emitting units;
其中,多个所述发光单元的所述第一半导体层相互连接为一体,所述第一半导体层临近所述多量子阱层一侧设置有第一凹槽,所述共电极层位于所述第一凹槽中。Wherein, the first semiconductor layers of a plurality of the light-emitting units are connected to each other as a whole, the first semiconductor layer is provided with a first groove on the side adjacent to the multiple quantum well layer, and the common electrode layer is located in the The first groove.
可选地,在所述支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在所述发光单元的发光显示侧形成至少一个超构层,包括:Optionally, forming a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and forming at least one meta-layer on the light-emitting display side of the light-emitting unit includes:
在所述支撑层的一侧形成至少一个缓冲层,并刻蚀至少一个所述缓冲层远离所述支撑层一侧的表面形成至少一个超构层;At least one buffer layer is formed on one side of the support layer, and at least one meta-layer is formed by etching the surface of at least one buffer layer on the side away from the support layer;
刻蚀与所述支撑层距离最远的缓冲层的表面形成第二凹槽,并在所述第二凹槽中形成所述共电极层;Etching the surface of the buffer layer furthest from the support layer to form a second groove, and forming the common electrode layer in the second groove;
在临时基片上依次形成第二半导体膜层、多量子阱膜层和第一半导体膜层;Sequentially forming a second semiconductor film layer, a multiple quantum well film layer and a first semiconductor film layer on the temporary substrate;
将所述临时基片设置有所述第一半导体膜层的一侧与所述支撑层设置有所述缓冲层的一侧键合,并去除所述临时基片;Bonding the side of the temporary substrate provided with the first semiconductor film layer to the side of the supporting layer provided with the buffer layer, and removing the temporary substrate;
在所述第二半导体膜层远离所述支撑层一侧形成驱动电极膜层;Forming a driving electrode film layer on the side of the second semiconductor film layer away from the support layer;
刻蚀所述驱动电极膜层、所述第二半导体膜层、所述多量子阱膜层和所述第一半导体膜层,形成所述多个发光单元以及所述多个驱动电极。The driving electrode film layer, the second semiconductor film layer, the multiple quantum well film layer and the first semiconductor film layer are etched to form the plurality of light emitting units and the plurality of driving electrodes.
可选地,在所述支撑层的一侧形成至少一个缓冲层,并刻蚀至少一个所述缓冲层远离所述支撑层一侧的表面形成至少一个超构层,包括:Optionally, forming at least one buffer layer on one side of the support layer, and etching at least one surface of the buffer layer on the side away from the support layer to form at least one meta-structure layer includes:
在所述支撑层的一侧形成一层缓冲层,并刻蚀所述缓冲层远离所述支撑层一侧的表面形成一层超构层;Forming a buffer layer on one side of the support layer, and etching the surface of the buffer layer away from the support layer to form a superstructure layer;
在临时基片上形成一层缓冲层,并将所述临时基片设置有所述缓冲层的一侧与所述支撑层设置有所述缓冲层的一侧键合,并去除所述临时基片;A buffer layer is formed on the temporary substrate, and the side of the temporary substrate provided with the buffer layer is bonded to the side of the support layer provided with the buffer layer, and the temporary substrate is removed ;
刻蚀与所述支撑层距离最远的所述缓冲层远离所述支撑层一侧的表面形成一层超构层;Etch the surface of the buffer layer farthest from the support layer on the side far from the support layer to form a superstructure layer;
重复在所述临时基片上形成新的缓冲层,键合,刻蚀被键合至所述支撑层的缓冲层形成新的超构层的步骤,直至形成预设数量的所述超构层。Repeat the steps of forming a new buffer layer on the temporary substrate, bonding, and etching the buffer layer bonded to the support layer to form a new meta-layer, until a predetermined number of the meta-layers are formed.
可选地,在所述支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在所述发光单元的发光显示侧形成至少一个超构层,包括:Optionally, forming a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and forming at least one meta-layer on the light-emitting display side of the light-emitting unit includes:
在所述支撑层的一侧形成缓冲层,刻蚀所述缓冲层远离所述支撑层一侧的表面形成第二凹槽,并在所述第二凹槽中形成所述共电极层;Forming a buffer layer on one side of the support layer, etching the surface of the buffer layer away from the support layer to form a second groove, and forming the common electrode layer in the second groove;
刻蚀所述缓冲层远离所述支撑层一侧的表面形成超构层;Etching the surface of the buffer layer away from the support layer to form a superstructure layer;
在临时基片上依次形成第二半导体膜层、多量子阱膜层和第一半导体膜层;Sequentially forming a second semiconductor film layer, a multiple quantum well film layer and a first semiconductor film layer on the temporary substrate;
将所述临时基片设置有所述第一半导体膜层的一侧与所述支撑层设置有所述缓冲层的一侧键合,并去除所述临时基片;Bonding the side of the temporary substrate provided with the first semiconductor film layer to the side of the supporting layer provided with the buffer layer, and removing the temporary substrate;
在所述第二半导体膜层远离所述支撑层一侧形成驱动电极膜层;Forming a driving electrode film layer on the side of the second semiconductor film layer away from the support layer;
刻蚀所述驱动电极膜层、所述第二半导体膜层、所述多量子阱膜层和所述第一半导体膜层,形成所述多个发光单元以及所述多个驱动电极。The driving electrode film layer, the second semiconductor film layer, the multiple quantum well film layer and the first semiconductor film layer are etched to form the plurality of light emitting units and the plurality of driving electrodes.
可选地,在垂直于所述缓冲层的方向上,所述共电极层的厚度小于所述第二凹槽的深度。Optionally, in a direction perpendicular to the buffer layer, the thickness of the common electrode layer is smaller than the depth of the second groove.
可选地,在所述支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在所述发光单元的发光显示侧形成至少一个超构层,包括:Optionally, forming a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and forming at least one meta-layer on the light-emitting display side of the light-emitting unit includes:
在所述支撑层的一侧形成缓冲层,刻蚀所述缓冲层远离所述支撑层一侧的表面形成第二凹槽,并在所述第二凹槽中形成所述共电极层;Forming a buffer layer on one side of the support layer, etching the surface of the buffer layer away from the support layer to form a second groove, and forming the common electrode layer in the second groove;
在临时基片上依次形成第二半导体膜层、多量子阱膜层和第一半导体膜层;Sequentially forming a second semiconductor film layer, a multiple quantum well film layer and a first semiconductor film layer on the temporary substrate;
刻蚀所述第一半导体膜层远离所述临时基片一侧的表面形成超构层;Etching the surface of the first semiconductor film layer away from the temporary substrate to form a superstructure layer;
将所述临时基片设置有第一半导体膜层的一侧与所述支撑层设置有所述缓冲层的一侧键合,并去除所述临时基片;Bonding the side of the temporary substrate provided with the first semiconductor film layer to the side of the supporting layer provided with the buffer layer, and removing the temporary substrate;
在所述第二半导体膜层远离所述支撑层一侧形成驱动电极膜层;Forming a driving electrode film layer on the side of the second semiconductor film layer away from the support layer;
刻蚀所述驱动电极膜层、所述第二半导体膜层、所述多量子阱膜层、所述第一半导体膜层形成所述多个发光单元以及所述多个驱动电极。The driving electrode film layer, the second semiconductor film layer, the multiple quantum well film layer, and the first semiconductor film layer are etched to form the plurality of light emitting units and the plurality of driving electrodes.
附图说明Description of the drawings
图1为本申请实施例提供的一种微米发光二极管器件的结构示意图;FIG. 1 is a schematic structural diagram of a micron light-emitting diode device provided by an embodiment of the application;
图2为图1中S1区域的放大结构示意图;Fig. 2 is a schematic diagram of an enlarged structure of the S1 area in Fig. 1;
图3为本申请实施例提供的另一种超构单元的结构示意图;FIG. 3 is a schematic structural diagram of another superstructure unit provided by an embodiment of the application;
图4为本申请实施例提供的另一种微米发光二极管器件的结构示意图;4 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application;
图5为图4中S2区域的放大结构示意图;Fig. 5 is a schematic diagram of an enlarged structure of the S2 area in Fig. 4;
图6为本申请实施例提供的另一种微米发光二极管器件的结构示意图;6 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application;
图7为本申请实施例提供的另一种微米发光二极管器件的结构示意图;FIG. 7 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application;
图8为本申请实施例提供的另一种微米发光二极管器件的结构示意图;FIG. 8 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application;
图9为图8中S3区域的放大结构示意图;Fig. 9 is a schematic diagram of an enlarged structure of the S3 area in Fig. 8;
图10为本申请实施例提供的另一种微米发光二极管器件的结构示意图;10 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application;
图11为不设置超构单元的微米发光二极管器件的结构示意图;FIG. 11 is a schematic diagram of the structure of a micron light-emitting diode device without a superstructure unit;
图12为本申请实施例提供的另一种微米发光二极管器件的结构示意图;FIG. 12 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application;
图13为本申请实施例提供的一种显示面板的结构示意图;FIG. 13 is a schematic structural diagram of a display panel provided by an embodiment of the application;
图14为本申请实施例提供的一种显示面板的结构示意图;FIG. 14 is a schematic structural diagram of a display panel provided by an embodiment of the application;
图15为本申请实施例提供的一种显示面板的结构示意图;15 is a schematic structural diagram of a display panel provided by an embodiment of the application;
图16为本申请实施例提供的另一种显示面板的结构示意图;FIG. 16 is a schematic structural diagram of another display panel provided by an embodiment of the application;
图17为图16中所示显示面板的立体结构示意图;FIG. 17 is a schematic diagram of a three-dimensional structure of the display panel shown in FIG. 16;
图18为本申请实施例提供的一种矢量像素的结构示意图;FIG. 18 is a schematic structural diagram of a vector pixel provided by an embodiment of this application;
图19为本申请实施例提供的一种晶元的结构示意图;FIG. 19 is a schematic diagram of the structure of a wafer provided by an embodiment of the application;
图20为本申请实施例提供的一种微米发光二极管器件的制作方法流程图;FIG. 20 is a flowchart of a manufacturing method of a micron light-emitting diode device according to an embodiment of the application;
图21为本申请实施例提供的另一种微米发光二极管器件的制作方法流程图;FIG. 21 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application;
图22为图21中步骤S202的细化步骤流程图;FIG. 22 is a detailed step flowchart of step S202 in FIG. 21;
图23-图27为本申请实施例提供的一种微米发光二极管器件的制作过程示意图;Figures 23-27 are schematic diagrams of the manufacturing process of a micron light-emitting diode device provided by an embodiment of the application;
图28为本申请实施例提供的另一种微米发光二极管器件的制作方法流程图;FIG. 28 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application;
图29为图28中步骤S302的细化步骤流程图;FIG. 29 is a detailed step flowchart of step S302 in FIG. 28;
图30-图37为本申请实施例提供的另一种微米发光二极管器件的制作过程示意图;30-37 are schematic diagrams of the manufacturing process of another micron light-emitting diode device provided by an embodiment of the application;
图38-图41为本申请实施例提供的另一种微米发光二极管器件的部分制作过程示意图;38-41 are schematic diagrams of a part of the manufacturing process of another micron light-emitting diode device provided by an embodiment of the application;
图42为本申请实施例提供的另一种微米发光二极管器件的制作方法流程图;FIG. 42 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application;
图43-图50为本申请实施例提供的另一种微米发光二极管器件的制作过程示意图;43-FIG. 50 are schematic diagrams of the manufacturing process of another micron light-emitting diode device provided by an embodiment of the application;
图51为本申请实施例提供的另一种微米发光二极管器件的制作方法流程图;FIG. 51 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application;
图52-图59为本申请实施例提供的另一种微米发光二极管器件的制作过程示意图。52-59 are schematic diagrams of the manufacturing process of another micron light-emitting diode device provided by an embodiment of the application.
具体实施方式Detailed ways
下面结合附图和实施例对本申请作进一步的详细说明。可以理解的是,此处所描述的具体实施例仅仅用于解释本申请,而非对本申请的限定。另外还需要说明的是,为了便于描述,附图中仅示出了与本申请相关的部分而非全部结构。The application will be further described in detail below with reference to the drawings and embodiments. It can be understood that the specific embodiments described here are only used to explain the application, but not to limit the application. In addition, it should be noted that, for ease of description, the drawings only show a part of the structure related to the present application instead of all of the structure.
图1为本申请实施例提供的一种微米发光二极管器件的结构示意图,图2为图1中S1区域的放大结构示意图,参考图1和图2,本申请提供一种发光二极管器件,例如为微米发光二极管器件,该微米发光二极管器件包括共电极层 20、多个发光单元30、多个驱动电极40和至少一个超构层(图1中示例性地示意出了一个超构层)。其中,发光单元30包括第一半导体层31、第二半导体层33以及位于第一半导体层31和第二半导体层33之间的多量子阱层32。共电极层20呈网格状,共电极层20的网格围绕形成多个第一开口21,第一开口21暴露出发光单元30,也就是说,发光单元30在第一半导体层31所在平面的垂直投影位于第一开口21在第一半导体层31所在平面的垂直投影内。共电极层20与第一半导体层31电连接。驱动电极40位于第二半导体层33远离多量子阱层32一侧,且驱动电极40与第二半导体层33电连接。超构层位于发光单元30的发光显示侧,每一个超构层包括多个超构单元50。第一开口21暴露出超构单元50,也就是说,超构单元50在第一半导体层31所在平面的垂直投影位于第一开口21在第一半导体层31所在平面的垂直投影内。同一超构层中的超构单元50与发光单元30一一对应,超构单元50设置有多个凹陷结构或者多个凸起结构(示例性地,图1和图2中以多个凹陷结构为例进行解释说明),用于改变出光光线的光强分布特性,光强分布特性包括光线发散角度、主光线的偏转方向。FIG. 1 is a schematic structural diagram of a micron light-emitting diode device provided by an embodiment of the application, and FIG. 2 is a schematic diagram of an enlarged structure of the S1 area in FIG. A micron light-emitting diode device includes a common electrode layer 20, a plurality of light-emitting units 30, a plurality of driving electrodes 40, and at least one superstructure layer (a superstructure layer is exemplarily shown in FIG. 1). The light emitting unit 30 includes a first semiconductor layer 31, a second semiconductor layer 33, and a multiple quantum well layer 32 located between the first semiconductor layer 31 and the second semiconductor layer 33. The common electrode layer 20 is in the shape of a grid. The grid of the common electrode layer 20 surrounds the grid to form a plurality of first openings 21. The vertical projection of is located in the vertical projection of the first opening 21 on the plane where the first semiconductor layer 31 is located. The common electrode layer 20 is electrically connected to the first semiconductor layer 31. The driving electrode 40 is located on the side of the second semiconductor layer 33 away from the multiple quantum well layer 32, and the driving electrode 40 is electrically connected to the second semiconductor layer 33. The meta-structure layer is located on the light-emitting display side of the light-emitting unit 30, and each meta-structure layer includes a plurality of meta-structure units 50. The first opening 21 exposes the super structure unit 50, that is, the vertical projection of the super structure unit 50 on the plane where the first semiconductor layer 31 is located is within the vertical projection of the first opening 21 on the plane where the first semiconductor layer 31 is located. The super structure unit 50 in the same meta structure layer corresponds to the light emitting unit 30 one-to-one, and the super structure unit 50 is provided with a plurality of recessed structures or a plurality of raised structures (exemplarily, a plurality of recessed structures are shown in FIG. 1 and FIG. Take an example for explanation), which is used to change the light intensity distribution characteristics of the light rays. The light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray.
本申请实施例提供的微米发光二极管器件中,共电极层20可以由金属网格构成。超构层是有特定刻蚀图案的一个层状结构,超构层包括多个超构单元50,超构单元50对发光单元30的出光角度和出光方向进行调节,以实现超高的发光亮度和出射光线的小角度出射,提升了光利用率。在一实施例中,不同的超构单元50可以使不同发光单元30的出光角度、出光方向不同,以实现对不同发光单元30的出光角度、出光方向的单独控制。其中,出光角度指的是发射角。In the micron light emitting diode device provided by the embodiment of the present application, the common electrode layer 20 may be composed of a metal mesh. The superstructure layer is a layered structure with a specific etching pattern. The superstructure layer includes a plurality of superstructure units 50. The superstructure unit 50 adjusts the light emitting angle and direction of the light emitting unit 30 to achieve ultra-high luminous brightness It emits at a small angle with the emitted light, which improves the light utilization rate. In an embodiment, different superstructure units 50 can make different light-emitting units 30 have different light-emitting angles and light-emitting directions, so as to realize individual control of the light-emitting angles and light-emitting directions of different light-emitting units 30. Among them, the light exit angle refers to the emission angle.
图3为本申请实施例提供的另一种超构单元的结构示意图,参考图3,超构单元50设置有多个凸起结构。多个凸起结构包括多个圆柱形凸起。同一个超构层中,所有的凸起结构具有相同的高度。同一超构层中,不同超构单元50中的凸起结构具有不同的直径,从而实现不同超构单元50具有不同的面型,以实现对不同发光单元30的出光角度、出光方向的单独控制。本申请实施例中设置所有的圆柱形凸起具有相同的高度,从而便于超构单元50与其他结构部件的集成,防止超构单元50产生翘曲等问题。需要说明的是,由于加工工艺限制,实际产品中形成的凸起结构不是标准的圆柱,可能会有一定的圆锥度,即形成了圆台形。FIG. 3 is a schematic structural diagram of another superstructure unit provided by an embodiment of the application. Referring to FIG. 3, the superstructure unit 50 is provided with a plurality of protrusion structures. The plurality of protrusion structures includes a plurality of cylindrical protrusions. In the same meta-layer, all raised structures have the same height. In the same superstructure layer, the convex structures in different superstructure units 50 have different diameters, so that different superstructure units 50 have different surface shapes, so as to realize independent control of the light-emitting angle and light-emitting direction of different light-emitting units 30 . In the embodiment of the present application, all the cylindrical protrusions are set to have the same height, thereby facilitating the integration of the super structure unit 50 with other structural components, and preventing the super structure unit 50 from causing problems such as warping. It should be noted that due to the limitation of the processing technology, the convex structure formed in the actual product is not a standard cylinder, and may have a certain conicity, that is, a truncated cone shape is formed.
可选地,参考图3,圆柱形凸起的高度为H1,圆柱形凸起的高度大于或者等于800nm且小于或者等于1000nm,即800nm≤H1≤1000nm。圆柱形凸起的直 径为H2,圆柱形凸起的直径大于或者等于100nm且小于或者等于300nm,即100nm≤H2≤300nm。Optionally, referring to FIG. 3, the height of the cylindrical protrusion is H1, and the height of the cylindrical protrusion is greater than or equal to 800 nm and less than or equal to 1000 nm, that is, 800 nm≦H1≦1000 nm. The diameter of the cylindrical protrusion is H2, and the diameter of the cylindrical protrusion is greater than or equal to 100 nm and less than or equal to 300 nm, that is, 100 nm ≤ H2 ≤ 300 nm.
示例性地,可以在波长量级的直径范围内,刻蚀出亚波长直径的凹陷结构或凸起结构,刻蚀深度百纳米级别的结构以形成超构层(包括超构单元50)。超构层(包括超构单元50)可以采用折射率高和导电性好、容易和GaN(即氮化镓)键合等特点的材料,在一实施例中,还可以采用容易制造、透明、良好的平坦性等特点的材料制作。Exemplarily, a sub-wavelength diameter concave structure or a convex structure can be etched within a diameter range on the order of a wavelength, and a structure with a depth of hundreds of nanometers can be etched to form a superstructure layer (including the superstructure unit 50). The metastructure layer (including the metastructure unit 50) can be made of materials with high refractive index, good conductivity, and easy bonding with GaN (ie, gallium nitride). In one embodiment, it can also be made of materials that are easy to manufacture, transparent, Made of materials with good flatness and other characteristics.
可选地,参考图1,第一半导体层31包括N型氮化镓层,第二半导体层33包括P型氮化镓层。共电极层20为阴极,驱动电极40为阳极。在垂直于第一半导体层31所在平面的方向上,N型氮化镓层的厚度大于P型氮化镓层的厚度,即第一半导体层31的厚度大于第二半导体层33的厚度。Optionally, referring to FIG. 1, the first semiconductor layer 31 includes an N-type gallium nitride layer, and the second semiconductor layer 33 includes a P-type gallium nitride layer. The common electrode layer 20 is a cathode, and the driving electrode 40 is an anode. In the direction perpendicular to the plane where the first semiconductor layer 31 is located, the thickness of the N-type gallium nitride layer is greater than the thickness of the P-type gallium nitride layer, that is, the thickness of the first semiconductor layer 31 is greater than the thickness of the second semiconductor layer 33.
可选地,参考图1,第一半导体层31远离多量子阱层32一侧的表面刻蚀形成超构层。超构层中的超构单元50设置有多个凹陷结构或者多个凸起结构,以改变出光光线的光强分布特性,光强分布特性包括光线发散角度、主光线的偏转方向。本申请实施例中,刻蚀第一半导体层31,从而在第一半导体层31远离多量子阱层32一侧形成超构层,相当于将第一半导体层31复用为超构层,由于超构层复用了原有膜层(第一半导体层31),未增加微米发光二极管的厚度,且实现对不同发光单元30的出光角度、出光方向的单独控制。Optionally, referring to FIG. 1, the surface of the first semiconductor layer 31 on the side away from the multiple quantum well layer 32 is etched to form a superstructure layer. The meta-structure unit 50 in the meta-structure layer is provided with a plurality of concave structures or a plurality of convex structures to change the light intensity distribution characteristics of the light rays. The light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray. In the embodiment of the present application, the first semiconductor layer 31 is etched to form a superstructure layer on the side of the first semiconductor layer 31 away from the multiple quantum well layer 32, which is equivalent to multiplexing the first semiconductor layer 31 as a superstructure layer. The superstructure layer multiplexes the original film layer (the first semiconductor layer 31), does not increase the thickness of the micron light-emitting diode, and realizes independent control of the light-emitting angle and light-emitting direction of different light-emitting units 30.
可选地,参考图1,第一半导体层31包括N型氮化镓层,第二半导体层33包括P型氮化镓层。共电极层20为阴极,驱动电极40为阳极。多个发光单元30的第一半导体层31相互连接为一体。也就是说,多个发光单元30的多量子阱层32以及第二半导体层33共同形成在一个第一半导体层31之上。共电极层20位于第一半导体层31临近多量子阱层32一侧的表面。本申请实施例中,共电极层20、多量子阱层32、第二半导体层33以及驱动电极40位于第一半导体层31的同一侧,相当于将第一半导体层31复用为基底,从而无需再设置专门的基底,减薄了微米发光二极管的厚度。Optionally, referring to FIG. 1, the first semiconductor layer 31 includes an N-type gallium nitride layer, and the second semiconductor layer 33 includes a P-type gallium nitride layer. The common electrode layer 20 is a cathode, and the driving electrode 40 is an anode. The first semiconductor layers 31 of the plurality of light emitting units 30 are connected to each other as a whole. In other words, the multiple quantum well layer 32 and the second semiconductor layer 33 of the plurality of light-emitting units 30 are jointly formed on one first semiconductor layer 31. The common electrode layer 20 is located on the surface of the first semiconductor layer 31 adjacent to the multiple quantum well layer 32. In the embodiment of the present application, the common electrode layer 20, the multiple quantum well layer 32, the second semiconductor layer 33, and the driving electrode 40 are located on the same side of the first semiconductor layer 31, which is equivalent to multiplexing the first semiconductor layer 31 as a substrate, thereby There is no need to set up a special substrate, and the thickness of the micron light-emitting diode is reduced.
可选地,参考图1,第一半导体层31临近多量子阱层32一侧设置有多个第一凹槽111,共电极层20位于第一凹槽111中。本申请实施例中,在第一半导体层31临近多量子阱层32一侧设置多个第一凹槽111,第一凹槽111位于相邻两个发光单元30之间,第一半导体层31在第一凹槽111处被刻蚀,从而避免了相邻两个发光单元30中多量子阱层32发生黏连,保证相邻多量子阱层32可以被完全切割分离。Optionally, referring to FIG. 1, a plurality of first grooves 111 are provided on the side of the first semiconductor layer 31 adjacent to the multiple quantum well layer 32, and the common electrode layer 20 is located in the first groove 111. In the embodiment of the present application, a plurality of first grooves 111 are provided on the side of the first semiconductor layer 31 adjacent to the multiple quantum well layer 32, and the first grooves 111 are located between two adjacent light-emitting units 30, and the first semiconductor layer 31 The first groove 111 is etched to avoid adhesion of the multiple quantum well layers 32 in two adjacent light-emitting units 30, and to ensure that the adjacent multiple quantum well layers 32 can be completely cut and separated.
示例性地,参考图1,共电极层20还包括共极端311。Exemplarily, referring to FIG. 1, the common electrode layer 20 further includes a common terminal 311.
图4为本申请实施例提供的另一种微米发光二极管器件的结构示意图,图5为图4中S2区域的放大结构示意图,微米发光二极管器件还包括至少一个缓冲层11(图4中示例性地示意出了一个缓冲层11),至少一个缓冲层11位于第一半导体层31远离多量子阱层32一侧。至少一个缓冲层11临近多量子阱层32一侧的表面刻蚀形成超构层。超构层中的超构单元50设置有多个凹陷结构或者多个凸起结构,以改变出光光线的光强分布特性,光强分布特性包括光线发散角度、主光线的偏转方向。本申请实施例中,刻蚀至少一个缓冲层11,从而在至少一个缓冲层11远离多量子阱层32一侧形成至少一个超构层,例如刻蚀一个缓冲层11从而形成一个超构层,或者,刻蚀两个缓冲层11从而形成两个超构层,或者,仅仅刻蚀两个缓冲层11中的一个缓冲层11来形成一个超构层。相当于将至少一个缓冲层11复用为超构层,由于超构层复用了原有膜层(缓冲层11),未增加微米发光二极管的厚度,且实现对不同发光单元30的出光角度、出光方向的单独控制。在一实施例中,由于在微米发光二极管器件的制作工艺中,需要将缓冲层11设置有超构层的一侧与发光单元膜层键合在一起,发光单元膜层为图案化之前的整层膜层,因此将超构层刻蚀形成于至少一个缓冲层11上,在键合过程中,无需对准,省略了对准的工艺,简化了工艺流程。FIG. 4 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application. FIG. 5 is an enlarged structure diagram of the S2 area in FIG. One buffer layer 11) is shown schematically, and at least one buffer layer 11 is located on the side of the first semiconductor layer 31 away from the multiple quantum well layer 32. The surface of the at least one buffer layer 11 adjacent to the multiple quantum well layer 32 is etched to form a superstructure layer. The meta-structure unit 50 in the meta-structure layer is provided with a plurality of concave structures or a plurality of convex structures to change the light intensity distribution characteristics of the light rays. The light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray. In the embodiment of the present application, at least one buffer layer 11 is etched to form at least one meta-layer on the side of the at least one buffer layer 11 away from the multiple quantum well layer 32. For example, one buffer layer 11 is etched to form a meta-layer. Alternatively, two buffer layers 11 are etched to form two meta-layers, or only one buffer layer 11 of the two buffer layers 11 is etched to form one meta-layer. It is equivalent to multiplexing at least one buffer layer 11 into a superstructure layer. Since the superstructure layer reuses the original film layer (buffer layer 11), the thickness of the micron light-emitting diode is not increased, and the light-emitting angle of different light-emitting units 30 is realized , Individual control of light direction. In one embodiment, since in the manufacturing process of the micron light-emitting diode device, the side of the buffer layer 11 provided with the superstructure layer needs to be bonded to the light-emitting unit film layer, the light-emitting unit film layer is the whole before patterning. Therefore, the superstructure layer is etched and formed on at least one buffer layer 11. During the bonding process, alignment is not required, the alignment process is omitted, and the process flow is simplified.
可选地,参考图4,微米发光二极管器件还包括至少一个缓冲层11,至少一个缓冲层11位于第一半导体层31远离多量子阱层32一侧。与第一半导体层31接触的缓冲层11在临近多量子阱层32一侧设置有多个第二凹槽112,也就是说,与多量子阱层32距离最近的缓冲层11在临近多量子阱层32一侧设置有多个第二凹槽112。共电极层20位于多个第二凹槽112中。在垂直于缓冲层11的方向上,共电极层20的厚度小于第二凹槽的深度。由于在微米发光二极管器件的制作工艺中,需要将设置有超构层的缓冲层11与发光单元膜层键合在一起,本申请实施例中,共电极层20位于多个第二凹槽112中,共电极层20的厚度小于第二凹槽112的深度,从而在键合过程中,共电极层20不会与发光单元膜层接触,共电极层20不会对键合产生不良影响,且为缓冲层11提供了受压形变的余量,即便是缓冲层11收到压力变形,共电极层20也不会与发光单元膜层接触,共电极层20不会对键合产生不良影响,保证了键合的质量。Optionally, referring to FIG. 4, the micron light emitting diode device further includes at least one buffer layer 11, and the at least one buffer layer 11 is located on the side of the first semiconductor layer 31 away from the multiple quantum well layer 32. The buffer layer 11 in contact with the first semiconductor layer 31 is provided with a plurality of second grooves 112 on the side adjacent to the multiple quantum well layer 32, that is, the buffer layer 11 closest to the multiple quantum well layer 32 is adjacent to the multiple quantum well layer 32. A plurality of second grooves 112 are provided on one side of the well layer 32. The common electrode layer 20 is located in the plurality of second grooves 112. In the direction perpendicular to the buffer layer 11, the thickness of the common electrode layer 20 is smaller than the depth of the second groove. Since in the manufacturing process of the micron light-emitting diode device, the buffer layer 11 provided with the superstructure layer and the light-emitting unit film layer need to be bonded together, in the embodiment of the present application, the common electrode layer 20 is located in the plurality of second grooves 112 The thickness of the common electrode layer 20 is less than the depth of the second groove 112, so that during the bonding process, the common electrode layer 20 will not contact the light-emitting unit film layer, and the common electrode layer 20 will not adversely affect the bonding. It also provides a margin for pressure deformation of the buffer layer 11. Even if the buffer layer 11 is deformed under pressure, the common electrode layer 20 will not contact the light-emitting unit film layer, and the common electrode layer 20 will not adversely affect the bonding. , To ensure the quality of the bonding.
可选地,参考图4,任意两个第一半导体层31边缘之间的距离大于0。也就是说,任意两个第一半导体层31相互独立,任意两个第一半导体层31不相连接,任意两个第一半导体层31不接触,多个第一半导体层31离散分布。故 而不会形成一个连续的光波导,避免了相邻发光单元30之间的光线串扰。Optionally, referring to FIG. 4, the distance between the edges of any two first semiconductor layers 31 is greater than zero. That is, any two first semiconductor layers 31 are independent of each other, any two first semiconductor layers 31 are not connected, any two first semiconductor layers 31 are not in contact, and a plurality of first semiconductor layers 31 are discretely distributed. Therefore, a continuous optical waveguide is not formed, and light crosstalk between adjacent light-emitting units 30 is avoided.
可选地,参考图4,微米发光二极管器件还包括支撑层10,支撑层10位于至少一个缓冲层11远离多量子阱层32一侧。共电极层20、多个发光单元30、多个驱动电极40、至少一个超构层和至少一个缓冲层11位于支撑层10的同一侧。Optionally, referring to FIG. 4, the micron light emitting diode device further includes a support layer 10, and the support layer 10 is located on the side of at least one buffer layer 11 away from the multiple quantum well layer 32. The common electrode layer 20, the plurality of light-emitting units 30, the plurality of driving electrodes 40, at least one meta-layer and at least one buffer layer 11 are located on the same side of the support layer 10.
示例性地,参考图4,支撑层10可以为透明保护层,支撑层10可以包括蓝宝石材料。缓冲层11可以包括氮化镓材料和N型氮化镓材料。即,在蓝宝石材料的支撑层10上先生长氮化镓材料,然后在氮化镓材料形成的膜层上生长N型氮化镓材料。在生长N型氮化镓材料之前,先生长氮化镓材料,N型氮化镓材料生长在氮化镓材料上,由于氮化镓材料和N型氮化镓材料晶格匹配,有利于防止N型氮化镓材料的晶格缺陷。Exemplarily, referring to FIG. 4, the support layer 10 may be a transparent protective layer, and the support layer 10 may include a sapphire material. The buffer layer 11 may include a gallium nitride material and an N-type gallium nitride material. That is, the gallium nitride material is grown on the support layer 10 of sapphire material, and then an N-type gallium nitride material is grown on the film layer formed of the gallium nitride material. Before growing the N-type GaN material, Mr. Long grows the GaN material. The N-type GaN material is grown on the GaN material. Due to the lattice matching of the GaN material and the N-type GaN material, it is helpful to prevent Lattice defects of N-type gallium nitride materials.
图6为本申请实施例提供的另一种微米发光二极管器件的结构示意图,参考图6,微米发光二极管器件包括支撑层10、共电极层20、多个发光单元30、多个驱动电极40和多个超构层(图6中示例性地示意出了两个超构层)。微米发光二极管器件还包括多个缓冲层11(图6中示例性地示意出了两个缓冲层11)。每一缓冲层11远离支撑层10的一侧表面刻蚀形成一个超构层,每一超构层包括多个超构单元50。本申请实施例中,多层超构层能控制光束发散角和偏转方向,实现更小的发散角,更高的出光亮度。6 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application. Referring to FIG. 6, the micron light-emitting diode device includes a support layer 10, a common electrode layer 20, a plurality of light-emitting units 30, a plurality of driving electrodes 40, and Multiple superstructure layers (two superstructure layers are exemplarily shown in FIG. 6). The micron light emitting diode device also includes a plurality of buffer layers 11 (two buffer layers 11 are exemplarily shown in FIG. 6). The surface of each buffer layer 11 away from the support layer 10 is etched to form a superstructure layer, and each superstructure layer includes a plurality of superstructure units 50. In the embodiment of the present application, the multi-layer superstructure layer can control the divergence angle and the deflection direction of the light beam, so as to achieve a smaller divergence angle and higher light output brightness.
示例性地,参考图6,多个不同的缓冲层11可以采用氮化镓材料,或者其他能够与氮化镓材料键合的材料。不同超构层的厚度可以相同,也可以不同。两个不同的超构层中的凸起结构的高度可以相同,也可以不同(同一超构层中所有的凸起结构的高度相同)。Exemplarily, referring to FIG. 6, a plurality of different buffer layers 11 may be made of gallium nitride material, or other materials capable of bonding with gallium nitride material. The thickness of different superstructure layers can be the same or different. The heights of the raised structures in two different superstructure layers can be the same or different (all the raised structures in the same superstructure layer have the same height).
上述实施例中,以“第一半导体层31包括N型氮化镓层,第二半导体层33包括P型氮化镓层。共电极层20为阴极,驱动电极40为阳极”为例进行解释说明。在其他实施方式中,也可以为:第一半导体层31包括P型氮化镓层,第二半导体层33包括N型氮化镓层,共电极层20为阳极,驱动电极40为阴极,本申请中,第一半导体层31、第二半导体层33的材料类型也可以根据产品需求而定。In the above-mentioned embodiment, "the first semiconductor layer 31 includes an N-type gallium nitride layer, and the second semiconductor layer 33 includes a P-type gallium nitride layer. The common electrode layer 20 is a cathode, and the driving electrode 40 is an anode" as an example for explanation. illustrate. In other embodiments, it may also be that the first semiconductor layer 31 includes a P-type gallium nitride layer, the second semiconductor layer 33 includes an N-type gallium nitride layer, the common electrode layer 20 is an anode, and the driving electrode 40 is a cathode. In the application, the material types of the first semiconductor layer 31 and the second semiconductor layer 33 can also be determined according to product requirements.
图7为本申请实施例提供的另一种微米发光二极管器件的结构示意图,参考图7,微米发光二极管器件包括共电极层20、多个发光单元30、多个驱动电极40和至少一个超构层(图7中示例性地示意出了一个超构层)。超构层位于发光单元30的发光显示侧,每一个超构层包括多个超构单元50。微米发光二极 管器件还包括至少一个缓冲层11(图7中示例性地示意出了一个缓冲层11),至少一个缓冲层11位于第一半导体层31远离多量子阱层32一侧。至少一个缓冲层11临近多量子阱层32一侧的表面刻蚀形成超构层。FIG. 7 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application. Referring to FIG. 7, the micron light-emitting diode device includes a common electrode layer 20, a plurality of light-emitting units 30, a plurality of driving electrodes 40, and at least one superstructure Layer (a superstructure layer is exemplarily shown in FIG. 7). The meta-structure layer is located on the light-emitting display side of the light-emitting unit 30, and each meta-structure layer includes a plurality of meta-structure units 50. The micron light emitting diode device further includes at least one buffer layer 11 (one buffer layer 11 is exemplarily shown in FIG. 7), and the at least one buffer layer 11 is located on the side of the first semiconductor layer 31 away from the multiple quantum well layer 32. The surface of the at least one buffer layer 11 adjacent to the multiple quantum well layer 32 is etched to form a superstructure layer.
示例性地,参考图7,微米发光二极管器件还包括支撑层10,支撑层10位于至少一个缓冲层11远离多量子阱层32一侧。缓冲层11可以包括氮化镓材料和P型氮化镓材料。即,在蓝宝石材料的支撑层10上先生长氮化镓材料,然后在氮化镓材料形成的膜层上生长P型氮化镓材料。在生长P型氮化镓材料之前,先生长氮化镓材料,P型氮化镓材料生长在氮化镓材料上,由于氮化镓材料和P型氮化镓材料晶格匹配,有利于防止P型氮化镓材料的晶格缺陷。Exemplarily, referring to FIG. 7, the micron light emitting diode device further includes a support layer 10, and the support layer 10 is located on the side of at least one buffer layer 11 away from the multiple quantum well layer 32. The buffer layer 11 may include a gallium nitride material and a P-type gallium nitride material. That is, the gallium nitride material is grown on the support layer 10 of sapphire material, and then the p-type gallium nitride material is grown on the film layer formed of the gallium nitride material. Before growing the P-type gallium nitride material, Mr. grows the gallium nitride material. The P-type gallium nitride material is grown on the gallium nitride material. Due to the lattice matching of the gallium nitride material and the P-type gallium nitride material, it is helpful to prevent Lattice defects of P-type gallium nitride materials.
图8为本申请实施例提供的另一种微米发光二极管器件的结构示意图,图9为图8中S3区域的放大结构示意图,参考图8和图9,刻蚀第一半导体层31,从而在第一半导体层31远离多量子阱层32一侧形成超构层,相当于将第一半导体层31复用为超构层,由于超构层复用了原有膜层(第一半导体层31),未增加微米发光二极管的厚度,且实现对不同发光单元30的出光角度、出光方向的单独控制。FIG. 8 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application. FIG. 9 is an enlarged schematic diagram of the S3 area in FIG. 8. Referring to FIG. 8 and FIG. 9, the first semiconductor layer 31 is etched to The first semiconductor layer 31 forms a superstructure layer on the side away from the multiple quantum well layer 32, which is equivalent to multiplexing the first semiconductor layer 31 as a superstructure layer, because the superstructure layer multiplexes the original film layer (the first semiconductor layer 31 ), the thickness of the micron light-emitting diode is not increased, and the light-emitting angle and light-emitting direction of different light-emitting units 30 are individually controlled.
图10为本申请实施例提供的另一种微米发光二极管器件的结构示意图,参考图10,微米发光二极管器件包括多个缓冲层11(图10中示例性地示意出了两个缓冲层11)。每一缓冲层11远离支撑层10的一侧表面刻蚀形成一个超构层,每一超构层包括多个超构单元50。本申请实施例中,多层超构层能控制光束发散角和偏转方向,实现更小的发散角,更高的出光亮度。FIG. 10 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application. Referring to FIG. 10, the micron light-emitting diode device includes a plurality of buffer layers 11 (two buffer layers 11 are exemplarily shown in FIG. 10) . The surface of each buffer layer 11 away from the support layer 10 is etched to form a superstructure layer, and each superstructure layer includes a plurality of superstructure units 50. In the embodiment of the present application, the multi-layer superstructure layer can control the divergence angle and the deflection direction of the light beam, so as to achieve a smaller divergence angle and higher light output brightness.
示例性地,参考图7、图8和图10,第一半导体层31包括P型氮化镓层,第二半导体层33包括N型氮化镓层,共电极层20为阳极,驱动电极40为阴极。在垂直于第一半导体层31所在平面的方向上,N型氮化镓层的厚度大于P型氮化镓层的厚度,即第一半导体层31的厚度小于第二半导体层33的厚度。Exemplarily, referring to FIGS. 7, 8 and 10, the first semiconductor layer 31 includes a P-type gallium nitride layer, the second semiconductor layer 33 includes an N-type gallium nitride layer, the common electrode layer 20 is an anode, and the driving electrode 40 For the cathode. In the direction perpendicular to the plane where the first semiconductor layer 31 is located, the thickness of the N-type gallium nitride layer is greater than the thickness of the P-type gallium nitride layer, that is, the thickness of the first semiconductor layer 31 is smaller than the thickness of the second semiconductor layer 33.
当前红光发光二极管的制备采用砷化镓衬底,砷化镓衬底存在吸光的缺点,导致加工难度大。利用发射蓝光的蓝光发光二极管照射红光量子点膜的方式可以解决砷化镓衬底存在吸光的缺点。图11为不设置超构单元的微米发光二极管器件的结构示意图,参考图11,由于发光单元30发光分布为朗伯分布,发光单元30发出的光经过量子点膜82后,会导致相邻发光单元30的光串扰,降低显示分辨率。Current red light emitting diodes are prepared using gallium arsenide substrates, which have the disadvantage of absorbing light, which makes processing difficult. The use of blue light emitting diodes emitting blue light to illuminate the red light quantum dot film can solve the shortcomings of light absorption of the gallium arsenide substrate. FIG. 11 is a schematic diagram of the structure of a micron light-emitting diode device without a superstructure unit. Referring to FIG. 11, since the light emission distribution of the light-emitting unit 30 is a Lambertian distribution, the light emitted by the light-emitting unit 30 will cause adjacent light emission after passing through the quantum dot film 82 The optical crosstalk of the unit 30 reduces the display resolution.
图12为本申请实施例提供的另一种微米发光二极管器件的结构示意图,参考图12,微米发光二极管器件包括超构单元50,微米发光二极管器件还包括量 子点膜82,量子点膜82位于第一半导体层31远离多量子阱层32一侧。第一半导体层31远离多量子阱层32一侧为发光单元30的发光显示侧,量子点膜82位于发光单元30的发光显示侧。示例性地,在刻蚀缓冲层11形成超构层时,量子点膜82位于超构单元50远离发光单元30一侧。本申请实施例中,由于超构单元50缩小了发光单元30的出射光的角度,光线发散角较小,使辐射面积在一个像素范围(即发光单元30所在的范围)内,因此可以降低相邻发光单元30的串扰。FIG. 12 is a schematic structural diagram of another micron light-emitting diode device provided by an embodiment of the application. Referring to FIG. 12, the micron light-emitting diode device includes a superstructure unit 50, and the micron light-emitting diode device further includes a quantum dot film 82. The quantum dot film 82 is located The first semiconductor layer 31 is away from the side of the multiple quantum well layer 32. The side of the first semiconductor layer 31 away from the multiple quantum well layer 32 is the light emitting display side of the light emitting unit 30, and the quantum dot film 82 is located on the light emitting display side of the light emitting unit 30. Illustratively, when the buffer layer 11 is etched to form a superstructure layer, the quantum dot film 82 is located on the side of the superstructure unit 50 away from the light emitting unit 30. In the embodiment of the present application, since the superstructure unit 50 reduces the angle of light emitted by the light-emitting unit 30, the light divergence angle is small, so that the radiation area is within one pixel range (that is, the range where the light-emitting unit 30 is located), so the phase can be reduced. Crosstalk between adjacent light-emitting units 30.
示例性地,在一些可行的实施方式中,发光单元30发出蓝光,量子点膜82包括红光量子点膜,发光单元30发出蓝光照射到红光量子点膜上可以产生红光。微米发光二极管器件可以实现红色显示。在另一些可行的实施方式中,发光单元30发出蓝光,量子点膜82包括红光量子点膜、绿光量子点膜,例如量子点膜82的不同区域被注入不同粒径的量子点以分别实现红光量子点膜和绿光量子点膜。发光单元30发出蓝光照射到红光量子点膜上可以产生红光,发光单元30发出蓝光照射到绿光量子点膜上可以产生绿光。量子点膜82中未注入量子点的区域可以直接透过蓝光,故而微米发光二极管器件可以实现彩色显示。Illustratively, in some feasible embodiments, the light emitting unit 30 emits blue light, the quantum dot film 82 includes a red light quantum dot film, and the light emitting unit 30 emits blue light and irradiates the red light quantum dot film to generate red light. Micron LED devices can realize red display. In other feasible embodiments, the light-emitting unit 30 emits blue light, and the quantum dot film 82 includes a red light quantum dot film and a green light quantum dot film. Light quantum dot film and green light quantum dot film. The light emitting unit 30 emits blue light to irradiate the red light quantum dot film to generate red light, and the light emitting unit 30 emits blue light to irradiate the green light quantum dot film to generate green light. The region of the quantum dot film 82 where the quantum dots are not injected can directly transmit blue light, so the micron light-emitting diode device can realize color display.
图13为本申请实施例提供的一种显示面板的结构示意图,图14为本申请实施例提供的一种显示面板的结构示意图,图15为本申请实施例提供的一种显示面板的结构示意图,参考图13、图14和图15,显示面板包括任一实施例中的微米发光二极管器件,还包括驱动芯片60,驱动芯片60包括第一电极61和多个第二电极62,第一电极61与共电极层20电连接,示例性地,第一电极61与共电极层20的共极端311电连接。第二电极62与驱动电极40一一对应电连接。FIG. 13 is a schematic structural diagram of a display panel provided by an embodiment of the application, FIG. 14 is a schematic structural diagram of a display panel provided by an embodiment of the application, and FIG. 15 is a schematic structural diagram of a display panel provided by an embodiment of the application 13, 14 and 15, the display panel includes the micron light-emitting diode device in any embodiment, and further includes a driving chip 60. The driving chip 60 includes a first electrode 61 and a plurality of second electrodes 62. The first electrode 61 is electrically connected to the common electrode layer 20, for example, the first electrode 61 is electrically connected to the common terminal 311 of the common electrode layer 20. The second electrode 62 is electrically connected to the driving electrode 40 in a one-to-one correspondence.
可选地,参考图13、图14和图15,显示面板还包括胶合层70,胶合层70位于驱动芯片60与微米发光二极管器件之间。本申请实施例中,采用胶合层70做键合,能提高键合效率,并可以实现晶元级别的直接键合。Optionally, referring to FIG. 13, FIG. 14 and FIG. 15, the display panel further includes a glue layer 70, and the glue layer 70 is located between the driving chip 60 and the micron light emitting diode device. In the embodiment of the present application, the adhesive layer 70 is used for bonding, which can improve the bonding efficiency and realize direct bonding at the wafer level.
可选地,参考图13、图14和图15,驱动电极40包括第一端面和第二端面,第一端面位于第二端面与发光单元30之间,第一端面的面积大于第二端面的面积,第一端面和第二端面平行于第一半导体层31,即第一端面和第二端面平行于显示面板的发光面。本申请实施例中,第一端面的面积大于第二端面的面积,朝向胶合层70的第一端面比较尖锐,在胶合过程中,驱动电极40周围的胶合层材料更容易被排开,以保证微米发光二极管器件和驱动芯片60能更好地键合。Optionally, referring to FIGS. 13, 14 and 15, the driving electrode 40 includes a first end surface and a second end surface, the first end surface is located between the second end surface and the light emitting unit 30, and the area of the first end surface is larger than that of the second end surface. Area, the first end surface and the second end surface are parallel to the first semiconductor layer 31, that is, the first end surface and the second end surface are parallel to the light emitting surface of the display panel. In the embodiment of the present application, the area of the first end surface is larger than the area of the second end surface, and the first end surface facing the glue layer 70 is relatively sharp. During the gluing process, the glue layer material around the driving electrode 40 is easier to be discharged to ensure The micron LED device and the driving chip 60 can be better bonded.
示例性地,参考图13、图14和图15,驱动芯片60还包括驱动基板63,第 一电极61和多个第二电极62位于驱动基板63朝向发光单元30一侧。Exemplarily, referring to FIGS. 13, 14 and 15, the driving chip 60 further includes a driving substrate 63, and the first electrode 61 and the plurality of second electrodes 62 are located on the side of the driving substrate 63 facing the light-emitting unit 30.
示例性地,参考图13、图14和图15,驱动电极40为金属层,作为发光单元30的驱动电极,与驱动芯片60的第二电极62键合。驱动电极40可以具有反光作用,把发光单元30发出的光线反射到出光面方向,例如,可以采用高反光的铝材质制作驱动电极40。Exemplarily, referring to FIGS. 13, 14 and 15, the driving electrode 40 is a metal layer, which serves as the driving electrode of the light-emitting unit 30 and is bonded to the second electrode 62 of the driving chip 60. The driving electrode 40 may have a light-reflecting effect to reflect the light emitted by the light-emitting unit 30 to the direction of the light-emitting surface. For example, the driving electrode 40 may be made of a highly reflective aluminum material.
需要说明的是,图13、图14和图15所示显示面板的微米发光二极管器件中,均以“第一半导体层31包括N型氮化镓层,第二半导体层33包括P型氮化镓层。共电极层20为阴极,驱动电极40为阳极”为例进行解释说明。在其他实施方式中,也可以为:第一半导体层31包括P型氮化镓层,第二半导体层33包括N型氮化镓层,共电极层20为阳极,驱动电极40为阴极,本申请中,第一半导体层31、第二半导体层33的材料类型也可以根据产品需求而定。It should be noted that in the micron light-emitting diode devices of the display panel shown in FIG. 13, FIG. 14, and FIG. Gallium layer. The common electrode layer 20 is a cathode, and the driving electrode 40 is an anode" as an example for explanation. In other embodiments, it may also be that the first semiconductor layer 31 includes a P-type gallium nitride layer, the second semiconductor layer 33 includes an N-type gallium nitride layer, the common electrode layer 20 is an anode, and the driving electrode 40 is a cathode. In the application, the material types of the first semiconductor layer 31 and the second semiconductor layer 33 can also be determined according to product requirements.
图16为本申请实施例提供的另一种显示面板的结构示意图,图17为图16中所示显示面板的立体结构示意图,参考图16和图17,驱动芯片60包括微机电装置,微机电装置用于在水平方向(X方向)和竖直方向(Y方向)上运动,并带动驱动芯片60在水平方向和竖直方向上扫描,由于多个发光单元30与驱动芯片60刚性固定,因此,微机电装置带动多个发光单元30在水平方向和竖直方向上扫描。水平方向与竖直方向垂直,且水平方向与竖直方向平行于多个发光单元30所在平面。显示面板还包括遮光层81,遮光层81位于发光单元30的发光显示侧。示例性地,遮光层81位于支撑层10远离发光单元30一侧。遮光层81包括多个第二开口811。第二开口811与第一开口21一一对应,且第二开口811的面积小于第一开口21的面积。也就是说,第二开口811在第一半导体层31所在平面的垂直投影位于第一开口21在第一半导体层31所在平面的垂直投影内。本申请实施例中,基于超构层(包括多个超构单元50),在发光单元30的发光侧设置遮光层81,遮光层81包括多个第二开口811,第二开口811相比于第一开口21而言具有更小的尺寸,并结合驱动芯片60中的微机电装置(即MEMS微振系统),可以实现更高分辨率的显示效果。16 is a schematic structural diagram of another display panel provided by an embodiment of the application, and FIG. 17 is a three-dimensional structural schematic diagram of the display panel shown in FIG. 16. Referring to FIGS. 16 and 17, the driving chip 60 includes a microelectromechanical device, The device is used to move in the horizontal direction (X direction) and vertical direction (Y direction), and drive the driving chip 60 to scan in the horizontal and vertical directions. Since the multiple light-emitting units 30 and the driving chip 60 are rigidly fixed, , The micro-electromechanical device drives a plurality of light-emitting units 30 to scan in the horizontal direction and the vertical direction. The horizontal direction is perpendicular to the vertical direction, and the horizontal direction and the vertical direction are parallel to the plane where the multiple light-emitting units 30 are located. The display panel further includes a light-shielding layer 81 which is located on the light-emitting display side of the light-emitting unit 30. Illustratively, the light shielding layer 81 is located on the side of the support layer 10 away from the light emitting unit 30. The light shielding layer 81 includes a plurality of second openings 811. The second opening 811 corresponds to the first opening 21 one-to-one, and the area of the second opening 811 is smaller than the area of the first opening 21. In other words, the vertical projection of the second opening 811 on the plane where the first semiconductor layer 31 is located is within the vertical projection of the first opening 21 on the plane where the first semiconductor layer 31 is located. In the embodiment of the present application, based on the meta-structure layer (including a plurality of meta-structure units 50), a light-shielding layer 81 is provided on the light-emitting side of the light-emitting unit 30. The light-shielding layer 81 includes a plurality of second openings 811, and the second opening 811 is compared with The first opening 21 has a smaller size, and combined with the micro-electromechanical device (ie MEMS micro-vibration system) in the driving chip 60, a higher resolution display effect can be achieved.
示例性地,参考图16和图17,在支撑层10远离发光单元30一侧生长遮光层81,由于金属的加工线宽可以达到纳米级别,因此可以选用金属作为形成遮光层81的材料。在遮光层81上做小于原始像素尺寸的微米级开窗,只允许第二开口811范围内的光线通过,进而获得更小的像素尺寸。如图17所示,微机电装置可以在水平方向和竖直方向所决定平面内做二维振动,由此带动发光单元阵列(包括多个阵列排布的发光单元30)在X和Y方向进行扫描显示。当发 光单元30以较高的速率刷新时,可以实现分时显示,获得比原始分辨率更高的分辨率。例如,像素P1(即发光单元30)沿水平方向的尺寸H3为2um,当微机电装置水平方向运动20μm时,一个像素在水平方向扫描,可以分时显示10个像素点。其中,10个像素点包括1个原始的像素P1以及9个由扫描获得的扫描像素P2。Exemplarily, referring to FIGS. 16 and 17, the light shielding layer 81 is grown on the side of the support layer 10 away from the light emitting unit 30. Since the processing line width of the metal can reach the nanometer level, metal can be selected as the material for forming the light shielding layer 81. A micron-level window smaller than the original pixel size is made on the light shielding layer 81 to allow only light within the range of the second opening 811 to pass through, thereby obtaining a smaller pixel size. As shown in Figure 17, the microelectromechanical device can make two-dimensional vibrations in a plane determined by the horizontal and vertical directions, thereby driving the light-emitting unit array (including multiple arrays of light-emitting units 30) to perform in the X and Y directions. Scan display. When the light emitting unit 30 is refreshed at a higher rate, time-sharing display can be realized, and a higher resolution than the original resolution can be obtained. For example, the size H3 of the pixel P1 (ie, the light-emitting unit 30) in the horizontal direction is 2um. When the microelectromechanical device moves 20 μm in the horizontal direction, one pixel is scanned in the horizontal direction, and 10 pixel points can be displayed in time division. Among them, the 10 pixels include 1 original pixel P1 and 9 scanned pixels P2 obtained by scanning.
图18为本申请实施例提供的一种矢量像素的结构示意图,参考图18,矢量像素包括本申请任一实施例中的微米发光二极管器件,矢量像素还包括成像投影透镜83,成像投影透镜83位于支撑层10远离发光单元30一侧。本申请实施例中,发光单元阵列(包括多个阵列排布的发光单元30)与成像投影透镜83结合,可以控制发光单元阵列的出光方向,形成不同方向出射的光。不同发光单元30具有不同的出光方向,即一个像素可以具有一个单独的出光方向,故而称为矢量像素。在设计矢量像素器件时,对窄光束进行偏转有利于边缘像素的窄光束进入到成像投影透镜83中,否则边缘像素无法通过成像投影透镜83成像。FIG. 18 is a schematic structural diagram of a vector pixel provided by an embodiment of the application. Referring to FIG. 18, the vector pixel includes the micron light-emitting diode device in any embodiment of the application, and the vector pixel also includes an imaging projection lens 83 and an imaging projection lens 83 It is located on the side of the support layer 10 away from the light-emitting unit 30. In the embodiment of the present application, the light emitting unit array (including multiple light emitting units 30 arranged in an array) is combined with the imaging projection lens 83 to control the light emitting direction of the light emitting unit array to form light emitted from different directions. Different light-emitting units 30 have different light-emitting directions, that is, a pixel can have a single light-emitting direction, so it is called a vector pixel. When designing the vector pixel device, deflecting the narrow beam is beneficial for the narrow beam of the edge pixels to enter the imaging projection lens 83, otherwise the edge pixels cannot be imaged by the imaging projection lens 83.
图19为本申请实施例提供的一种晶元的结构示意图,参考图19,上述实施例中的多个微米发光二极管器件可以同时形成在同一片晶元100上,并通过切割工艺形成独立的微米发光二极管器件200。FIG. 19 is a schematic diagram of the structure of a wafer provided by an embodiment of the application. Referring to FIG. 19, multiple micron light-emitting diode devices in the above-mentioned embodiment can be formed on the same wafer 100 at the same time, and form independent wafers through a cutting process. Micron light emitting diode device 200.
图20为本申请实施例提供的一种微米发光二极管器件的制作方法流程图,参考图1和图20,微米发光二极管器件的制作方法包括:FIG. 20 is a flowchart of a method for manufacturing a micron light-emitting diode device according to an embodiment of the application. Referring to FIGS. 1 and 20, the method for manufacturing a micron light-emitting diode device includes:
S101、提供支撑层10。S101. Provide a support layer 10.
S102、在支撑层10的一侧形成共电极层20、多个发光单元30以及多个驱动电极40,以及在发光单元30的发光显示侧形成至少一个超构层;S102, forming a common electrode layer 20, a plurality of light-emitting units 30, and a plurality of driving electrodes 40 on one side of the support layer 10, and forming at least one meta-layer on the light-emitting display side of the light-emitting unit 30;
其中,发光单元30包括第一半导体层31、第二半导体层33以及位于第一半导体层31和第二半导体层33之间的多量子阱层32。共电极层20,呈网格状,共电极层20的网格围绕形成多个第一开口21,第一开口21暴露出发光单元30。共电极层20与第一半导体层31电连接。驱动电极40位于第二半导体层33远离多量子阱层32一侧,且驱动电极40与第二半导体层33电连接。每一超构层包括多个超构单元50,第一开口21暴露出超构单元50,同一超构层中的超构单元50与发光单元30一一对应,超构单元50设置有多个凹陷结构或者多个凸起结构,用于改变出光光线的光强分布特性,光强分布特性包括光线发散角度、主光线的偏转方向。The light emitting unit 30 includes a first semiconductor layer 31, a second semiconductor layer 33, and a multiple quantum well layer 32 located between the first semiconductor layer 31 and the second semiconductor layer 33. The common electrode layer 20 has a grid shape. The grid of the common electrode layer 20 surrounds the grid to form a plurality of first openings 21, and the first openings 21 expose the light-emitting unit 30. The common electrode layer 20 is electrically connected to the first semiconductor layer 31. The driving electrode 40 is located on the side of the second semiconductor layer 33 away from the multiple quantum well layer 32, and the driving electrode 40 is electrically connected to the second semiconductor layer 33. Each superstructure layer includes a plurality of superstructure units 50, the first opening 21 exposes the superstructure unit 50, the superstructure unit 50 in the same superstructure layer corresponds to the light emitting unit 30 one-to-one, and the superstructure unit 50 is provided with multiple The concave structure or multiple convex structures are used to change the light intensity distribution characteristics of the light rays, and the light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray.
本申请实施例提供的微米发光二极管器件的制作方法用于形成上述实施例中的微米发光二极管器件。在发光单元30的显示发光侧形成的超构层是有特定 刻蚀图案的一个层状结构,超构层包括多个超构单元50,超构单元对发光单元30的出光角度和出光方向进行调节,以实现超高的发光亮度和出射光线的小角度出射,提升了光利用率。在一实施例中,不同的超构单元50可以使不同发光单元30的出光角度、出光方向不同,以实现对不同发光单元30的出光角度、出光方向的单独控制。其中,出光角度指的是发射角。The manufacturing method of the micron light-emitting diode device provided by the embodiment of the present application is used to form the micron light-emitting diode device in the foregoing embodiment. The meta-structure layer formed on the display light-emitting side of the light-emitting unit 30 is a layered structure with a specific etching pattern. The meta-structure layer includes a plurality of meta-units 50. Adjust to achieve ultra-high luminous brightness and small-angle emission of the emitted light, which improves the light utilization rate. In an embodiment, different superstructure units 50 can make different light-emitting units 30 have different light-emitting angles and light-emitting directions, so as to realize individual control of the light-emitting angles and light-emitting directions of different light-emitting units 30. Among them, the light exit angle refers to the emission angle.
图21为本申请实施例提供的另一种微米发光二极管器件的制作方法流程图,图22为图21中步骤S202的细化步骤流程图,图23-图27为本申请实施例提供的一种微米发光二极管器件的制作过程示意图,本申请实施例为对在支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在发光单元的发光显示侧形成至少一个超构层的改动,参考图1以及图21-图27,微米发光二极管器件的制作方法包括:FIG. 21 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application, FIG. 22 is a detailed step flowchart of step S202 in FIG. 21, and FIG. 23-27 are a flowchart provided by an embodiment of the application. A schematic diagram of the manufacturing process of a micron light-emitting diode device. The embodiment of the present application is to form a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and at least one superstructure is formed on the light-emitting display side of the light-emitting unit. The layer modification, referring to Figure 1 and Figure 21-27, the manufacturing method of the micron light-emitting diode device includes:
S201、提供支撑层10。S201. Provide a support layer 10.
S202、在支撑层10的一侧形成多个发光单元30。S202, forming a plurality of light emitting units 30 on one side of the supporting layer 10.
S203、在相邻两个发光单元30之间的第一半导体层31上形成共电极层20,以及在发光单元30远离支撑层一侧形成驱动电极40。S203, forming a common electrode layer 20 on the first semiconductor layer 31 between two adjacent light emitting units 30, and forming a driving electrode 40 on the side of the light emitting unit 30 away from the support layer.
可选地,在一些可行的实施方式中,先在相邻两个发光单元30之间的第一半导体层31上形成共电极层20,然后在发光单元30远离支撑层一侧形成驱动电极40。在另一些可行的实施方式中,先在发光单元30远离支撑层一侧形成驱动电极40,然后在相邻两个发光单元30之间的第一半导体层31上形成共电极层20。在另一些可行的实施方式中,还可以在相邻两个发光单元30之间的第一半导体层31上形成共电极层20,同时在发光单元30远离支撑层一侧形成驱动电极40。Optionally, in some feasible embodiments, the common electrode layer 20 is first formed on the first semiconductor layer 31 between two adjacent light-emitting units 30, and then the driving electrode 40 is formed on the side of the light-emitting unit 30 away from the support layer. . In other feasible embodiments, the driving electrode 40 is first formed on the side of the light emitting unit 30 away from the support layer, and then the common electrode layer 20 is formed on the first semiconductor layer 31 between two adjacent light emitting units 30. In other feasible embodiments, a common electrode layer 20 may be formed on the first semiconductor layer 31 between two adjacent light-emitting units 30, and a driving electrode 40 may be formed on the side of the light-emitting unit 30 away from the support layer.
S204、将支撑层10设置有发光单元30的一侧翻转到临时基片90上,并去除支撑层10。S204: Turn the side of the support layer 10 provided with the light-emitting unit 30 to the temporary substrate 90, and remove the support layer 10.
S205、刻蚀第一半导体层31远离多量子阱层32一侧的表面刻蚀形成超构层。S205, etching the surface of the first semiconductor layer 31 away from the multi-quantum well layer 32 to form a superstructure layer.
示例性地,在步骤S205之后,还可以包括:将形成在同一片晶元100上的多个微米发光二极管器件200通过切割工艺形成独立的微米发光二极管器件200(即裂片的过程)。以及还可以包括:将微米发光二极管器件与驱动芯片60组立形成显示面板。Exemplarily, after step S205, it may further include: forming independent micron light-emitting diode devices 200 by cutting the multiple micron light-emitting diode devices 200 formed on the same chip 100 (that is, the process of splitting). And it may also include: assembling the micron light-emitting diode device and the driving chip 60 to form a display panel.
需要说明的是,步骤S204中的临时基片90可以在步骤S205之后去除,即,在刻蚀第一半导体层31远离多量子阱层32一侧的表面刻蚀形成超构层之后, 去除临时基片90。It should be noted that the temporary substrate 90 in step S204 can be removed after step S205, that is, after etching the surface of the first semiconductor layer 31 away from the multiple quantum well layer 32 to form a superstructure layer, the temporary substrate 90 is removed.基片90。 Substrate 90.
可选地,参考图1以及图22-图27,在支撑层10的一侧形成多个发光单元30(步骤S202),包括:Optionally, referring to FIG. 1 and FIGS. 22-27, forming a plurality of light-emitting units 30 on one side of the support layer 10 (step S202) includes:
S2021、在支撑层10的一侧依次形成第一半导体膜层310、多量子阱膜层320和第二半导体膜层330。S2021, forming a first semiconductor film layer 310, a multiple quantum well film layer 320, and a second semiconductor film layer 330 on one side of the support layer 10 in sequence.
示例性地,第一半导体膜层310包括N型氮化镓,第二半导体膜层330包括P型氮化镓。第一半导体膜层310的厚度大于第二半导体膜层330的厚度。Exemplarily, the first semiconductor film layer 310 includes N-type gallium nitride, and the second semiconductor film layer 330 includes P-type gallium nitride. The thickness of the first semiconductor film layer 310 is greater than the thickness of the second semiconductor film layer 330.
S2022、刻蚀第二半导体膜层330、多量子阱膜层320和部分第一半导体膜层310,形成多个发光单元30。S2022, the second semiconductor film layer 330, the multiple quantum well film layer 320 and a part of the first semiconductor film layer 310 are etched to form a plurality of light emitting units 30.
本步骤中,例如可以使用曝光、显影、刻蚀的黄光工艺来刻蚀第二半导体膜层330、多量子阱膜层320和部分第一半导体膜层310。将第二半导体膜层330刻蚀后可以形成多个分离的第二半导体层33,将多量子阱膜层320刻蚀后可以形成多个分离的多量子阱层32,将第一半导体膜层310部分刻蚀后,形成的第一半导体层31还可以为一个整体,仅在第一半导体层31上刻蚀形成多个第一凹槽111。即,多个发光单元30的第一半导体层31相互连接为一体,第一半导体层31临近多量子阱层32一侧设置有多个第一凹槽111。共电极层20可以位于第一凹槽111中。In this step, for example, exposure, development, and etching can be used to etch the second semiconductor film layer 330, the multiple quantum well film layer 320, and a part of the first semiconductor film layer 310. After the second semiconductor film layer 330 is etched, a plurality of separated second semiconductor layers 33 can be formed. After the multiple quantum well film layer 320 is etched, a plurality of separated multiple quantum well layers 32 can be formed. After the partial etching of 310, the formed first semiconductor layer 31 can also be a whole, and only the first semiconductor layer 31 is etched to form a plurality of first grooves 111. That is, the first semiconductor layers 31 of the plurality of light-emitting units 30 are connected to each other as a whole, and the first semiconductor layer 31 is provided with a plurality of first grooves 111 on the side adjacent to the multiple quantum well layer 32. The common electrode layer 20 may be located in the first groove 111.
图28为本申请实施例提供的另一种微米发光二极管器件的制作方法流程图,图29为图28中步骤S302的细化步骤流程图,图30-图37为本申请实施例提供的另一种微米发光二极管器件的制作过程示意图,本申请实施例为对在支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在发光单元的发光显示侧形成至少一个超构层的改动,参考图4,以及图28-图37,微米发光二极管器件的制作方法包括:FIG. 28 is a flowchart of another method for manufacturing a micron light-emitting diode device according to an embodiment of the application, FIG. 29 is a detailed step flowchart of step S302 in FIG. 28, and FIG. 30-FIG. 37 are another example provided by this application. A schematic diagram of the manufacturing process of a micron light-emitting diode device. The embodiment of the present application is to form a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and at least one super-electrode layer is formed on the light-emitting display side of the light-emitting unit. For the modification of the structure layer, referring to Fig. 4 and Fig. 28-Fig. 37, the manufacturing method of the micron light-emitting diode device includes:
S301、提供支撑层10。S301. Provide a supporting layer 10.
S302、在支撑层10的一侧形成至少一个缓冲层11,并刻蚀至少一个缓冲层11远离支撑层10一侧的表面形成至少一个超构层。S302, forming at least one buffer layer 11 on one side of the supporting layer 10, and etching the surface of the at least one buffer layer 11 away from the supporting layer 10 to form at least one meta-layer.
示例性地,图30-图37的制作过程示意图中以一个缓冲层11为例进行解释说明。Illustratively, in the schematic diagrams of the manufacturing process of FIGS. 30-37, a buffer layer 11 is taken as an example for explanation.
S303、刻蚀与支撑层10距离最远的缓冲层11的表面形成多个第二凹槽112,并在第二凹槽112中形成共电极层20。S303, etch the surface of the buffer layer 11 furthest from the support layer 10 to form a plurality of second grooves 112, and form a common electrode layer 20 in the second grooves 112.
本步骤中,可选地,在垂直于缓冲层11的方向上,共电极层20的厚度小于第二凹槽112的深度。In this step, optionally, the thickness of the common electrode layer 20 is smaller than the depth of the second groove 112 in the direction perpendicular to the buffer layer 11.
S304、在临时基片90上依次形成第二半导体膜层330、多量子阱膜层320和第一半导体膜层310。S304, forming a second semiconductor film layer 330, a multiple quantum well film layer 320, and a first semiconductor film layer 310 on the temporary substrate 90 in sequence.
S305、将临时基片90设置有第一半导体膜层310的一侧与支撑层10设置有缓冲层11的一侧键合,并去除临时基片90。S305. Bond the side of the temporary substrate 90 with the first semiconductor film layer 310 to the side of the support layer 10 with the buffer layer 11, and remove the temporary substrate 90.
示例性地,参考图36,在步骤S305之后,还可以包括:做开孔设计,过孔深度与有效层(第二半导体膜层330、多量子阱膜层320和第一半导体膜层310)厚度一致,即露出共电极层20。然后在过孔内长金属柱,直到填平过孔。Exemplarily, referring to FIG. 36, after step S305, it may further include: designing openings, via depths and effective layers (the second semiconductor film layer 330, the multiple quantum well film layer 320, and the first semiconductor film layer 310) The thickness is uniform, that is, the common electrode layer 20 is exposed. Then grow metal posts in the vias until the vias are filled.
S306、在第二半导体膜层330远离支撑层10一侧形成驱动电极膜层400。S306, forming a driving electrode film layer 400 on the side of the second semiconductor film layer 330 away from the support layer 10.
S307、刻蚀驱动电极膜层400、第二半导体膜层330、多量子阱膜层320和第一半导体膜层310,形成多个发光单元30以及多个驱动电极40。S307, etching the driving electrode film layer 400, the second semiconductor film layer 330, the multiple quantum well film layer 320 and the first semiconductor film layer 310 to form a plurality of light emitting units 30 and a plurality of driving electrodes 40.
本步骤中,将第二半导体膜层330刻蚀后可以形成多个分离的第二半导体层33,将多量子阱膜层320刻蚀后可以形成多个分离的多量子阱层32,将第一半导体膜层310刻蚀后形成多个分离的第一半导体层31。将驱动电极膜层400刻蚀后形成多个分离的驱动电极40。In this step, after the second semiconductor film layer 330 is etched, multiple separated second semiconductor layers 33 can be formed, and after the multiple quantum well film 320 is etched, multiple separated multiple quantum well layers 32 can be formed. A semiconductor film layer 310 is etched to form a plurality of separated first semiconductor layers 31. The driving electrode film layer 400 is etched to form a plurality of separated driving electrodes 40.
图38-图41为本申请实施例提供的另一种微米发光二极管器件的部分制作过程示意图,本申请实施例给出了在多个缓冲层上形成多个超构层的示例(以在两个缓冲层上形成两个超构层为例),参考图6以及图29-图37,在支撑层10的一侧形成至少一个缓冲层11,并刻蚀至少一个缓冲层11远离支撑层10一侧的表面形成至少一个超构层(步骤S302),包括:Figures 38-41 are schematic diagrams of a part of the manufacturing process of another micron light-emitting diode device provided by an embodiment of the application. Two meta-layers are formed on one buffer layer as an example), referring to FIGS. 6 and 29-37, at least one buffer layer 11 is formed on one side of the support layer 10, and at least one buffer layer 11 is etched away from the support layer 10. At least one superstructure layer is formed on the surface of one side (step S302), including:
S3021、在支撑层10的一侧形成一层缓冲层11,并刻蚀缓冲层11远离支撑层10一侧的表面形成一层超构层。S3021, forming a buffer layer 11 on one side of the support layer 10, and etch the surface of the buffer layer 11 away from the support layer 10 to form a superstructure layer.
示例性地,为了便于表述,将本步骤中的缓冲层11称为第一缓冲层,将本步骤中的超构层称为第一超构层。本步骤中,刻蚀第一缓冲层以在第一缓冲层上形成第一超构层。Exemplarily, for ease of description, the buffer layer 11 in this step is referred to as the first buffer layer, and the superstructure layer in this step is referred to as the first superstructure layer. In this step, the first buffer layer is etched to form a first superstructure layer on the first buffer layer.
S3022、在临时基片上形成一层缓冲层11,并将临时基片设置有缓冲层11的一侧与支撑层10设置有缓冲层11的一侧键合,并去除临时基片。S3022, forming a buffer layer 11 on the temporary substrate, bonding the side of the temporary substrate with the buffer layer 11 and the side of the supporting layer 10 with the buffer layer 11, and removing the temporary substrate.
示例性地,为了便于表述,将本步骤中在临时基片上形成的缓冲层11称为第二缓冲层。Exemplarily, for ease of description, the buffer layer 11 formed on the temporary substrate in this step is referred to as the second buffer layer.
需要说明的是,本申请不同实施方式中的临时基片可以为不同的基片。本申请同一实施方式中的临时基片可以为不同的基片,或者可以为相同的基片。临时基片的作用为:作为临时的衬底并提供临时支撑。仅在制作过程中使用到,在形成的最终产品中并没有临时基片。例如,本步骤中,可以在临时基片上形 成第二缓冲层,并将第二缓冲层与第一缓冲层键合,键合完成后,可以去除临时基片。It should be noted that the temporary substrates in different embodiments of the present application may be different substrates. The temporary substrates in the same embodiment of the present application may be different substrates, or may be the same substrate. The role of the temporary substrate is: as a temporary substrate and provide temporary support. Only used in the manufacturing process, there is no temporary substrate in the final product formed. For example, in this step, a second buffer layer can be formed on the temporary substrate, and the second buffer layer can be bonded to the first buffer layer. After the bonding is completed, the temporary substrate can be removed.
S3023、刻蚀与支撑层10距离最远的缓冲层11远离支撑层10一侧的表面形成一层超构层。S3023, etching the buffer layer 11 farthest from the support layer 10 to form a superstructure layer on the surface of the side away from the support layer 10.
示例性地,为了便于表述,将本步骤中在第二缓冲层上形成的超构层称为第二超构层。Exemplarily, for ease of description, the superstructure layer formed on the second buffer layer in this step is referred to as the second superstructure layer.
S3024、重复在临时基片上形成新的缓冲层,键合,刻蚀被键合至支撑层的缓冲层形成新的超构层的步骤,直至形成预设数量的超构层。S3024. Repeat the steps of forming a new buffer layer on the temporary substrate, bonding, and etching the buffer layer bonded to the support layer to form a new meta-layer, until a preset number of meta-layers are formed.
可以理解的是,如果预设的超构层数量为三个,则,可以重复步骤S3022、S3023,也就是说,在临时基片上形成一层缓冲层11,为了便于表述,将该缓冲层11称为第三缓冲层,并将临时基片设置有第三缓冲层的一侧与支撑层10设置有第二缓冲层的一侧键合,并去除临时基片。然后刻蚀第三缓冲层远离支撑层10一侧的表面形成一层超构层(即第三超构层)。It can be understood that if the preset number of superstructure layers is three, steps S3022 and S3023 can be repeated, that is, a buffer layer 11 is formed on the temporary substrate. For ease of description, the buffer layer 11 It is called the third buffer layer, and the side of the temporary substrate provided with the third buffer layer is bonded to the side of the support layer 10 provided with the second buffer layer, and the temporary substrate is removed. Then, the surface of the third buffer layer away from the support layer 10 is etched to form a superstructure layer (that is, the third superstructure layer).
图28-图41所示制作方法中,在至少一个缓冲层11上先形成至少一个超构层(包括多个超构单元50),然后再在最外侧的一个缓冲层11上形成多个第二凹槽112。在其他实施方式中,也可以在一个缓冲层11上先形成多个第二凹槽112,然后再在该缓冲层11上形成超构层。图42为本申请实施例提供的另一种微米发光二极管器件的制作方法流程图,图43-图50为本申请实施例提供的另一种微米发光二极管器件的制作过程示意图,本申请实施例为对在支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在发光单元的发光显示侧形成至少一个超构层的改动,参考图4,以及图42-图50,微米发光二极管器件的制作方法包括:In the manufacturing method shown in FIGS. 28-41, at least one superstructure layer (including a plurality of superstructure units 50) is formed on at least one buffer layer 11, and then a plurality of second layers are formed on the outermost buffer layer 11. Two groove 112. In other embodiments, a plurality of second grooves 112 may be formed on one buffer layer 11 first, and then a superstructure layer is formed on the buffer layer 11. FIG. 42 is a flowchart of another method for manufacturing a micron light-emitting diode device provided by an embodiment of the application, and FIGS. 43-FIG. 50 are schematic diagrams of a manufacturing process of another micron light-emitting diode device provided by an embodiment of the application. To modify the formation of a common electrode layer, multiple light-emitting units, and multiple driving electrodes on one side of the support layer, and the formation of at least one superstructure layer on the light-emitting display side of the light-emitting unit, refer to FIG. 4 and FIGS. 42-50 , The manufacturing method of the micron light-emitting diode device includes:
S401、提供支撑层10。S401. Provide a supporting layer 10.
S402、在支撑层10的一侧形成缓冲层11,刻蚀缓冲层11远离支撑层10一侧的表面形成多个第二凹槽112,并在第二凹槽112中形成共电极层20。S402, forming a buffer layer 11 on one side of the supporting layer 10, etching the surface of the buffer layer 11 away from the supporting layer 10 to form a plurality of second grooves 112, and forming a common electrode layer 20 in the second grooves 112.
本步骤中,可选地,在垂直于缓冲层11的方向上,共电极层20的厚度小于第二凹槽112的深度。In this step, optionally, the thickness of the common electrode layer 20 is smaller than the depth of the second groove 112 in the direction perpendicular to the buffer layer 11.
S403、刻蚀缓冲层11远离支撑层10一侧的表面形成超构层。S403, etching the surface of the buffer layer 11 away from the support layer 10 to form a superstructure layer.
S404、在临时基片90上依次形成第二半导体膜层330、多量子阱膜层320和第一半导体膜层310。S404, sequentially forming a second semiconductor film layer 330, a multiple quantum well film layer 320, and a first semiconductor film layer 310 on the temporary substrate 90.
S405、将临时基片90设置有第一半导体膜层310的一侧与支撑层10设置有缓冲层11的一侧键合,并去除临时基片90。S405. Bond the side of the temporary substrate 90 provided with the first semiconductor film layer 310 to the side of the support layer 10 provided with the buffer layer 11, and remove the temporary substrate 90.
S406、在第二半导体膜层330远离支撑层10一侧形成驱动电极膜层400。S406, forming a driving electrode film layer 400 on the side of the second semiconductor film layer 330 away from the support layer 10.
S407、刻蚀驱动电极膜层400、第二半导体膜层330、多量子阱膜层320和第一半导体膜层310,形成多个发光单元30以及多个驱动电极40。S407, etching the driving electrode film layer 400, the second semiconductor film layer 330, the multiple quantum well film layer 320 and the first semiconductor film layer 310 to form a plurality of light emitting units 30 and a plurality of driving electrodes 40.
图51为本申请实施例提供的另一种微米发光二极管器件的制作方法流程图,图52-图59为本申请实施例提供的另一种微米发光二极管器件的制作过程示意图,本申请实施例为对在支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在发光单元的发光显示侧形成至少一个超构层的改动,参考图8,以及图51-图59,微米发光二极管器件的制作方法包括:FIG. 51 is a flow chart of another method for manufacturing a micron light-emitting diode device provided by an embodiment of the application, and FIGS. 52-59 are schematic diagrams of a manufacturing process of another micron light-emitting diode device provided by an embodiment of the application. In order to modify the formation of a common electrode layer, a plurality of light-emitting units and a plurality of driving electrodes on one side of the support layer, and the formation of at least one superstructure layer on the light-emitting display side of the light-emitting unit, refer to FIG. 8 and FIGS. 51-59 , The manufacturing method of the micron light-emitting diode device includes:
S501、提供支撑层10。S502、在支撑层10的一侧形成缓冲层11,刻蚀缓冲层11远离支撑层一侧的表面形成多个第二凹槽112,并在第二凹槽112中形成共电极层20。S501. Provide a support layer 10. S502, forming a buffer layer 11 on one side of the supporting layer 10, etching the surface of the buffer layer 11 away from the supporting layer to form a plurality of second grooves 112, and forming a common electrode layer 20 in the second grooves 112.
S503、在临时基片90上依次形成第二半导体膜层330、多量子阱膜层320和第一半导体膜层310。S503, forming a second semiconductor film layer 330, a multiple quantum well film layer 320, and a first semiconductor film layer 310 on the temporary substrate 90 in sequence.
示例性地,第一半导体膜层310包括P型氮化镓,第二半导体膜层330包括N型氮化镓。第一半导体膜层310的厚度小于第二半导体膜层330的厚度。Exemplarily, the first semiconductor film layer 310 includes P-type gallium nitride, and the second semiconductor film layer 330 includes N-type gallium nitride. The thickness of the first semiconductor film layer 310 is smaller than the thickness of the second semiconductor film layer 330.
S504、刻蚀第一半导体膜层310远离临时基片90一侧的表面形成超构层。S504, etching the surface of the first semiconductor film layer 310 away from the temporary substrate 90 to form a superstructure layer.
S505、将临时基片90设置有第一半导体膜层310的一侧与支撑层10设置有缓冲层11的一侧键合,并去除临时基片90。S505, bonding the side of the temporary substrate 90 provided with the first semiconductor film layer 310 to the side of the supporting layer 10 provided with the buffer layer 11, and removing the temporary substrate 90.
S506、在第二半导体膜层330远离支撑层10一侧形成驱动电极膜层400。S506, forming a driving electrode film layer 400 on the side of the second semiconductor film layer 330 away from the support layer 10.
S507、刻蚀驱动电极膜层400、第二半导体膜层330、多量子阱膜层320、第一半导体膜层310形成多个发光单元30以及多个驱动电极40。S507, etching the driving electrode film 400, the second semiconductor film 330, the multiple quantum well film 320, and the first semiconductor film 310 to form a plurality of light emitting units 30 and a plurality of driving electrodes 40.
可选地,上述各实施例中,第一半导体层31包括N型氮化镓层,第二半导体层33包括P型氮化镓层。共电极层20为阴极,驱动电极40为阳极。或者,第一半导体层31包括P型氮化镓层,第二半导体层33包括N型氮化镓层。共电极层20为阳极,驱动电极40为阴极。Optionally, in the foregoing embodiments, the first semiconductor layer 31 includes an N-type gallium nitride layer, and the second semiconductor layer 33 includes a P-type gallium nitride layer. The common electrode layer 20 is a cathode, and the driving electrode 40 is an anode. Alternatively, the first semiconductor layer 31 includes a P-type gallium nitride layer, and the second semiconductor layer 33 includes an N-type gallium nitride layer. The common electrode layer 20 is an anode, and the driving electrode 40 is a cathode.

Claims (20)

  1. 一种发光二极管器件,包括:A light emitting diode device includes:
    多个发光单元,每一所述发光单元包括第一半导体层、第二半导体层以及位于所述第一半导体层和所述第二半导体层之间的多量子阱层;A plurality of light emitting units, each of the light emitting units includes a first semiconductor layer, a second semiconductor layer, and a multiple quantum well layer located between the first semiconductor layer and the second semiconductor layer;
    共电极层,呈网格状,所述共电极层的网格围绕形成多个第一开口,所述第一开口暴露出所述发光单元;所述共电极层与所述第一半导体层电连接;The common electrode layer is in a grid shape. The grid of the common electrode layer surrounds the grid to form a plurality of first openings, and the first openings expose the light-emitting unit; the common electrode layer and the first semiconductor layer are electrically connected to each other. connect;
    多个驱动电极,所述驱动电极位于所述第二半导体层远离所述多量子阱层一侧,且所述驱动电极与所述第二半导体层电连接;A plurality of driving electrodes, the driving electrodes are located on a side of the second semiconductor layer away from the multiple quantum well layer, and the driving electrodes are electrically connected to the second semiconductor layer;
    至少一个超构层,所述超构层位于所述发光单元的发光显示侧;每一所述超构层包括多个超构单元,所述第一开口暴露出所述超构单元,同一所述超构层中的所述超构单元与所述发光单元一一对应,每一所述超构单元设置有多个凹陷结构或者多个凸起结构,所述超构单元被配置为改变所述发光单元的出光光线的光强分布特性,所述光强分布特性包括光线发散角度、主光线的偏转方向。At least one superstructure layer, the superstructure layer is located on the light emitting display side of the light-emitting unit; each of the superstructure layers includes a plurality of superstructure units, the first opening exposes the superstructure unit, and the same The super structure unit in the super structure layer corresponds to the light emitting unit one-to-one, each of the super structure unit is provided with a plurality of concave structures or a plurality of convex structures, and the super structure unit is configured to change the The light intensity distribution characteristics of the light emitted by the light-emitting unit, the light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray.
  2. 根据权利要求1所述的发光二极管器件,其中,每一所述第一半导体层远离所述多量子阱层一侧的表面刻蚀形成所述超构层。The light emitting diode device of claim 1, wherein the surface of each of the first semiconductor layers away from the multiple quantum well layer is etched to form the superstructure layer.
  3. 根据权利要求2所述的发光二极管器件,其中,每一所述第一半导体层包括N型氮化镓层,每一所述第二半导体层包括P型氮化镓层;多个所述发光单元的所述第一半导体层相互连接为一体;The light emitting diode device according to claim 2, wherein each of the first semiconductor layers includes an N-type gallium nitride layer, each of the second semiconductor layers includes a P-type gallium nitride layer; The first semiconductor layers of the unit are connected to each other as a whole;
    所述共电极层位于所述第一半导体层临近所述多量子阱层一侧的表面。The common electrode layer is located on the surface of the first semiconductor layer adjacent to the multiple quantum well layer.
  4. 根据权利要求3所述的发光二极管器件,其中,所述第一半导体层临近所述多量子阱层一侧设置有第一凹槽,所述共电极层位于所述第一凹槽中。3. The light emitting diode device according to claim 3, wherein a first groove is provided on a side of the first semiconductor layer adjacent to the multiple quantum well layer, and the common electrode layer is located in the first groove.
  5. 根据权利要求1所述的发光二极管器件,还包括至少一个缓冲层,所述缓冲层位于所述第一半导体层远离所述多量子阱层一侧;The light emitting diode device according to claim 1, further comprising at least one buffer layer, the buffer layer being located on a side of the first semiconductor layer away from the multiple quantum well layer;
    至少一个所述缓冲层临近所述多量子阱层一侧的表面刻蚀形成所述超构层。The surface of at least one buffer layer adjacent to the multiple quantum well layer is etched to form the superstructure layer.
  6. 根据权利要求1所述的发光二极管器件,还包括至少一个缓冲层,所述缓冲层位于所述第一半导体层远离所述多量子阱层一侧;The light emitting diode device according to claim 1, further comprising at least one buffer layer, the buffer layer being located on a side of the first semiconductor layer away from the multiple quantum well layer;
    与所述第一半导体层接触的所述缓冲层在临近所述多量子阱层一侧设置有第二凹槽,所述共电极层位于所述第二凹槽中;The buffer layer in contact with the first semiconductor layer is provided with a second groove on a side adjacent to the multiple quantum well layer, and the common electrode layer is located in the second groove;
    在垂直于所述缓冲层的方向上,所述共电极层的厚度小于所述第二凹槽的深度。In a direction perpendicular to the buffer layer, the thickness of the common electrode layer is smaller than the depth of the second groove.
  7. 根据权利要求6所述的发光二极管器件,其中,任意两个所述发光单元的 所述第一半导体层边缘之间的距离大于0。The light emitting diode device according to claim 6, wherein the distance between the edges of the first semiconductor layer of any two light emitting units is greater than zero.
  8. 根据权利要求6所述的发光二极管器件,其中,还包括支撑层,所述支撑层位于所述至少一个缓冲层远离所述多量子阱层一侧。7. The light emitting diode device according to claim 6, further comprising a support layer located on a side of the at least one buffer layer away from the multiple quantum well layer.
  9. 根据权利要求1所述的发光二极管器件,其中,每一所述超构单元设置有多个凸起结构,所述多个凸起结构包括多个圆柱形凸起;The light emitting diode device according to claim 1, wherein each of the superstructure units is provided with a plurality of convex structures, and the plurality of convex structures includes a plurality of cylindrical protrusions;
    同一所述超构层中,所有的所述凸起结构具有相同的高度;In the same superstructure layer, all the raised structures have the same height;
    同一所述超构层中,不同所述超构单元中的所述凸起结构具有不同的直径。In the same superstructure layer, the protrusion structures in different superstructure units have different diameters.
  10. 根据权利要求1所述的发光二极管器件,还包括量子点膜,所述量子点膜位于所述第一半导体层远离所述多量子阱层一侧。The light emitting diode device according to claim 1, further comprising a quantum dot film, the quantum dot film being located on a side of the first semiconductor layer away from the multiple quantum well layer.
  11. 一种显示面板,包括权利要求1-10任一项所述的发光二极管器件;以及A display panel, comprising the light-emitting diode device according to any one of claims 1-10; and
    驱动芯片,所述驱动芯片包括第一电极和多个第二电极,所述第一电极与所述共电极层电连接,所述多个第二电极与所述多个驱动电极一一对应电连接。A driving chip, the driving chip includes a first electrode and a plurality of second electrodes, the first electrode is electrically connected to the common electrode layer, and the plurality of second electrodes are in a one-to-one correspondence with the plurality of driving electrodes. connect.
  12. 根据权利要求11所述的显示面板,其中,每一所述驱动电极包括第一端面和第二端面,所述第一端面位于所述第二端面与所述发光单元之间,每一所述驱动电极中,所述第一端面的面积大于所述第二端面的面积。11. The display panel of claim 11, wherein each of the driving electrodes includes a first end surface and a second end surface, the first end surface is located between the second end surface and the light emitting unit, and each of the In the driving electrode, the area of the first end surface is larger than the area of the second end surface.
  13. 一种发光二极管器件的制作方法,包括:A method for manufacturing a light emitting diode device, including:
    提供支撑层;Provide support layer;
    在所述支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在所述发光单元的发光显示侧形成至少一个超构层;Forming a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes on one side of the support layer, and forming at least one meta-layer on the light-emitting display side of the light-emitting unit;
    其中,每一所述发光单元包括第一半导体层、第二半导体层以及位于所述第一半导体层和所述第二半导体层之间的多量子阱层;所述共电极层,呈网格状,所述共电极层的网格围绕形成多个第一开口,所述第一开口暴露出所述发光单元;所述共电极层与所述第一半导体层电连接;所述驱动电极位于所述第二半导体层远离所述多量子阱层一侧,且所述驱动电极与所述第二半导体层电连接;每一所述超构层包括多个超构单元,所述第一开口暴露出所述超构单元,同一所述超构层中的所述超构单元与所述发光单元一一对应,每一所述超构单元设置有多个凹陷结构或者多个凸起结构,所述超构单元被配置为改变所述发光单元的出光光线的光强分布特性,所述光强分布特性包括光线发散角度、主光线的偏转方向。Wherein, each of the light-emitting units includes a first semiconductor layer, a second semiconductor layer, and a multiple quantum well layer located between the first semiconductor layer and the second semiconductor layer; the common electrode layer is a grid A plurality of first openings are formed around the grid of the common electrode layer, and the first openings expose the light-emitting unit; the common electrode layer is electrically connected to the first semiconductor layer; the driving electrode is located The second semiconductor layer is far away from the multiple quantum well layer, and the driving electrode is electrically connected to the second semiconductor layer; each of the meta-layers includes a plurality of meta-units, and the first opening Exposing the superstructure unit, the superstructure unit in the same superstructure layer corresponds to the light-emitting unit one-to-one, and each of the superstructure units is provided with a plurality of concave structures or a plurality of convex structures, The superstructure unit is configured to change the light intensity distribution characteristics of the light emitted by the light-emitting unit, and the light intensity distribution characteristics include the light divergence angle and the deflection direction of the chief ray.
  14. 根据权利要求13所述的发光二极管器件的制作方法,其中,在所述支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在所述发光单元的发光显示侧形成至少一个超构层,包括:The method of manufacturing a light-emitting diode device according to claim 13, wherein a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes are formed on one side of the support layer, and formed on the light-emitting display side of the light-emitting unit At least one superstructure layer, including:
    在所述支撑层的一侧形成所述多个发光单元;Forming the plurality of light-emitting units on one side of the supporting layer;
    在相邻两个所述发光单元之间的第一半导体层上形成共电极层,以及在所述发光单元远离所述支撑层一侧形成驱动电极;Forming a common electrode layer on the first semiconductor layer between two adjacent light-emitting units, and forming a driving electrode on the side of the light-emitting unit away from the support layer;
    将所述支撑层设置有所述发光单元的一侧翻转到临时基片上,并去除所述支撑层;Flip the side of the support layer on which the light-emitting unit is provided onto the temporary substrate, and remove the support layer;
    刻蚀所述第一半导体层远离所述多量子阱层一侧的表面刻蚀形成所述超构层。Etching the surface of the first semiconductor layer away from the multiple quantum well layer to form the superstructure layer.
  15. 根据权利要求14所述的发光二极管器件的制作方法,其中,在所述支撑层的一侧形成所述多个发光单元,包括:14. The method of manufacturing a light emitting diode device according to claim 14, wherein forming the plurality of light emitting units on one side of the support layer comprises:
    在所述支撑层的一侧依次形成第一半导体膜层、多量子阱膜层和第二半导体膜层;Forming a first semiconductor film layer, a multiple quantum well film layer and a second semiconductor film layer in sequence on one side of the support layer;
    刻蚀所述第二半导体膜层、所述多量子阱膜层和部分所述第一半导体膜层,形成所述多个发光单元;Etching the second semiconductor film layer, the multiple quantum well film layer and part of the first semiconductor film layer to form the plurality of light emitting units;
    其中,多个所述发光单元的所述第一半导体层相互连接为一体,所述第一半导体层临近所述多量子阱层一侧设置有第一凹槽,所述共电极层位于所述第一凹槽中。Wherein, the first semiconductor layers of a plurality of the light-emitting units are connected to each other as a whole, the first semiconductor layer is provided with a first groove on the side adjacent to the multiple quantum well layer, and the common electrode layer is located in the The first groove.
  16. 根据权利要求13所述的发光二极管器件的制作方法,其中,在所述支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在所述发光单元的发光显示侧形成至少一个超构层,包括:The method of manufacturing a light-emitting diode device according to claim 13, wherein a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes are formed on one side of the support layer, and formed on the light-emitting display side of the light-emitting unit At least one superstructure layer, including:
    在所述支撑层的一侧形成至少一个缓冲层,并刻蚀至少一个所述缓冲层远离所述支撑层一侧的表面形成至少一个超构层;At least one buffer layer is formed on one side of the support layer, and at least one meta-layer is formed by etching the surface of at least one buffer layer on the side away from the support layer;
    刻蚀与所述支撑层距离最远的缓冲层的表面形成第二凹槽,并在所述第二凹槽中形成所述共电极层;Etching the surface of the buffer layer furthest from the support layer to form a second groove, and forming the common electrode layer in the second groove;
    在临时基片上依次形成第二半导体膜层、多量子阱膜层和第一半导体膜层;Sequentially forming a second semiconductor film layer, a multiple quantum well film layer and a first semiconductor film layer on the temporary substrate;
    将所述临时基片设置有所述第一半导体膜层的一侧与所述支撑层设置有所述缓冲层的一侧键合,并去除所述临时基片;Bonding the side of the temporary substrate provided with the first semiconductor film layer to the side of the supporting layer provided with the buffer layer, and removing the temporary substrate;
    在所述第二半导体膜层远离所述支撑层一侧形成驱动电极膜层;Forming a driving electrode film layer on the side of the second semiconductor film layer away from the support layer;
    刻蚀所述驱动电极膜层、所述第二半导体膜层、所述多量子阱膜层和所述第一半导体膜层,形成所述多个发光单元以及所述多个驱动电极。The driving electrode film layer, the second semiconductor film layer, the multiple quantum well film layer and the first semiconductor film layer are etched to form the plurality of light emitting units and the plurality of driving electrodes.
  17. 根据权利要求16所述的发光二极管器件的制作方法,其中,在所述支撑层的一侧形成至少一个缓冲层,并刻蚀至少一个所述缓冲层远离所述支撑层一侧的表面形成至少一个超构层,包括:The method of manufacturing a light emitting diode device according to claim 16, wherein at least one buffer layer is formed on one side of the support layer, and at least one surface of the buffer layer on the side away from the support layer is etched to form at least A superstructure layer, including:
    在所述支撑层的一侧形成一层缓冲层,并刻蚀所述缓冲层远离所述支撑层一侧的表面形成一层超构层;Forming a buffer layer on one side of the support layer, and etching the surface of the buffer layer away from the support layer to form a superstructure layer;
    在临时基片上形成一层缓冲层,并将所述临时基片设置有所述缓冲层的一侧与所述支撑层设置有所述缓冲层的一侧键合,并去除所述临时基片;A buffer layer is formed on the temporary substrate, and the side of the temporary substrate provided with the buffer layer is bonded to the side of the support layer provided with the buffer layer, and the temporary substrate is removed ;
    刻蚀与所述支撑层距离最远的所述缓冲层远离所述支撑层一侧的表面形成一层超构层;Etch the surface of the buffer layer farthest from the support layer on the side far from the support layer to form a superstructure layer;
    重复在所述临时基片上形成新的缓冲层,键合,刻蚀被键合至所述支撑层的缓冲层形成新的超构层的步骤,直至形成预设数量的所述超构层。Repeat the steps of forming a new buffer layer on the temporary substrate, bonding, and etching the buffer layer bonded to the support layer to form a new meta-layer, until a predetermined number of the meta-layers are formed.
  18. 根据权利要求13所述的发光二极管器件的制作方法,其中,在所述支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在所述发光单元的发光显示侧形成至少一个超构层,包括:The method of manufacturing a light-emitting diode device according to claim 13, wherein a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes are formed on one side of the support layer, and formed on the light-emitting display side of the light-emitting unit At least one superstructure layer, including:
    在所述支撑层的一侧形成缓冲层,刻蚀所述缓冲层远离所述支撑层一侧的表面形成第二凹槽,并在所述第二凹槽中形成所述共电极层;Forming a buffer layer on one side of the support layer, etching the surface of the buffer layer away from the support layer to form a second groove, and forming the common electrode layer in the second groove;
    刻蚀所述缓冲层远离所述支撑层一侧的表面形成超构层;Etching the surface of the buffer layer away from the support layer to form a superstructure layer;
    在临时基片上依次形成第二半导体膜层、多量子阱膜层和第一半导体膜层;Sequentially forming a second semiconductor film layer, a multiple quantum well film layer and a first semiconductor film layer on the temporary substrate;
    将所述临时基片设置有所述第一半导体膜层的一侧与所述支撑层设置有所述缓冲层的一侧键合,并去除所述临时基片;Bonding the side of the temporary substrate provided with the first semiconductor film layer to the side of the supporting layer provided with the buffer layer, and removing the temporary substrate;
    在所述第二半导体膜层远离所述支撑层一侧形成驱动电极膜层;Forming a driving electrode film layer on the side of the second semiconductor film layer away from the support layer;
    刻蚀所述驱动电极膜层、所述第二半导体膜层、所述多量子阱膜层和所述第一半导体膜层,形成所述多个发光单元以及所述多个驱动电极。The driving electrode film layer, the second semiconductor film layer, the multiple quantum well film layer and the first semiconductor film layer are etched to form the plurality of light emitting units and the plurality of driving electrodes.
  19. 根据权利要求16或者18所述的发光二极管器件的制作方法,其中,在垂直于所述缓冲层的方向上,所述共电极层的厚度小于所述第二凹槽的深度。The method for manufacturing a light emitting diode device according to claim 16 or 18, wherein in a direction perpendicular to the buffer layer, the thickness of the common electrode layer is smaller than the depth of the second groove.
  20. 根据权利要求13所述的发光二极管器件的制作方法,其中,在所述支撑层的一侧形成共电极层、多个发光单元以及多个驱动电极,以及在所述发光单元的发光显示侧形成至少一个超构层,包括:The method of manufacturing a light-emitting diode device according to claim 13, wherein a common electrode layer, a plurality of light-emitting units, and a plurality of driving electrodes are formed on one side of the support layer, and formed on the light-emitting display side of the light-emitting unit At least one superstructure layer, including:
    在所述支撑层的一侧形成缓冲层,刻蚀所述缓冲层远离所述支撑层一侧的表面形成第二凹槽,并在所述第二凹槽中形成所述共电极层;Forming a buffer layer on one side of the support layer, etching the surface of the buffer layer away from the support layer to form a second groove, and forming the common electrode layer in the second groove;
    在临时基片上依次形成第二半导体膜层、多量子阱膜层和第一半导体膜层;Sequentially forming a second semiconductor film layer, a multiple quantum well film layer and a first semiconductor film layer on the temporary substrate;
    刻蚀所述第一半导体膜层远离所述临时基片一侧的表面形成超构层;Etching the surface of the first semiconductor film layer away from the temporary substrate to form a superstructure layer;
    将所述临时基片设置有第一半导体膜层的一侧与所述支撑层设置有所述缓冲层的一侧键合,并去除所述临时基片;Bonding the side of the temporary substrate provided with the first semiconductor film layer to the side of the supporting layer provided with the buffer layer, and removing the temporary substrate;
    在所述第二半导体膜层远离所述支撑层一侧形成驱动电极膜层;Forming a driving electrode film layer on the side of the second semiconductor film layer away from the support layer;
    刻蚀所述驱动电极膜层、所述第二半导体膜层、所述多量子阱膜层、所述第一半导体膜层形成所述多个发光单元以及所述多个驱动电极。The driving electrode film layer, the second semiconductor film layer, the multiple quantum well film layer, and the first semiconductor film layer are etched to form the plurality of light emitting units and the plurality of driving electrodes.
PCT/CN2020/120074 2020-04-02 2020-10-10 Light-emitting diode device and manufacturing method therefor, and display panel WO2021196556A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202010254643.4A CN111403430B (en) 2020-04-02 2020-04-02 Micro light-emitting diode device, manufacturing method thereof and display panel
CN202010254643.4 2020-04-02

Publications (1)

Publication Number Publication Date
WO2021196556A1 true WO2021196556A1 (en) 2021-10-07

Family

ID=71413618

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/120074 WO2021196556A1 (en) 2020-04-02 2020-10-10 Light-emitting diode device and manufacturing method therefor, and display panel

Country Status (2)

Country Link
CN (1) CN111403430B (en)
WO (1) WO2021196556A1 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111403430B (en) * 2020-04-02 2023-05-26 亿信科技发展有限公司 Micro light-emitting diode device, manufacturing method thereof and display panel
CN113066813B (en) * 2021-03-18 2022-07-29 武汉天马微电子有限公司 Miniature diode display bearing substrate, display panel and display device
CN113284918B (en) * 2021-04-29 2024-01-26 无锡唐古半导体有限公司 Micro display device and method of manufacturing the same
CN113506844B (en) * 2021-09-08 2022-03-15 深圳市思坦科技有限公司 Micro LED chip preparation method, micro LED chip, display device and light-emitting device
WO2023123486A1 (en) * 2021-12-31 2023-07-06 Jade Bird Display (Shanghai) Company A micro led projector
CN114824043A (en) * 2022-04-24 2022-07-29 亿信科技发展有限公司 LED structure, manufacturing method thereof and light field display system
CN114975721B (en) * 2022-05-31 2024-06-14 京东方科技集团股份有限公司 Display panel, manufacturing method thereof and display device
CN115312637B (en) * 2022-10-11 2022-12-16 罗化芯显示科技开发(江苏)有限公司 Micro-LED display device and manufacturing method thereof
CN116111013B (en) * 2022-12-22 2024-04-05 惠科股份有限公司 Light-emitting unit assembly, manufacturing method thereof and display device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008251561A (en) * 2007-03-29 2008-10-16 Toyoda Gosei Co Ltd Display
CN201450021U (en) * 2009-03-09 2010-05-05 鹤山丽得电子实业有限公司 Surface coarsening LED (light emitting diode) chip
CN102163666A (en) * 2010-02-24 2011-08-24 乐金显示有限公司 Hybrid light emitting diode chip and light emitting diode device having the same, and manufacturing method thereof
CN103066178A (en) * 2012-12-29 2013-04-24 映瑞光电科技(上海)有限公司 Inversion photonic crystal light-emitting diode (LED) chip and manufacturing method thereof
CN108933153A (en) * 2018-07-27 2018-12-04 上海天马微电子有限公司 Display panel and preparation method thereof, display device
CN111403430A (en) * 2020-04-02 2020-07-10 亿信科技发展有限公司 Micron light emitting diode device, manufacturing method thereof and display panel

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102024888B (en) * 2009-12-30 2012-01-25 比亚迪股份有限公司 Light-emitting diode and manufacturing method thereof
CN108091737B (en) * 2017-10-25 2019-10-08 华灿光电(浙江)有限公司 A kind of light-emitting diode chip for backlight unit and preparation method thereof
CN110111688B (en) * 2019-05-24 2022-04-08 亿信科技发展有限公司 Display panel, display method and display system

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008251561A (en) * 2007-03-29 2008-10-16 Toyoda Gosei Co Ltd Display
CN201450021U (en) * 2009-03-09 2010-05-05 鹤山丽得电子实业有限公司 Surface coarsening LED (light emitting diode) chip
CN102163666A (en) * 2010-02-24 2011-08-24 乐金显示有限公司 Hybrid light emitting diode chip and light emitting diode device having the same, and manufacturing method thereof
CN103066178A (en) * 2012-12-29 2013-04-24 映瑞光电科技(上海)有限公司 Inversion photonic crystal light-emitting diode (LED) chip and manufacturing method thereof
CN108933153A (en) * 2018-07-27 2018-12-04 上海天马微电子有限公司 Display panel and preparation method thereof, display device
CN111403430A (en) * 2020-04-02 2020-07-10 亿信科技发展有限公司 Micron light emitting diode device, manufacturing method thereof and display panel

Also Published As

Publication number Publication date
CN111403430A (en) 2020-07-10
CN111403430B (en) 2023-05-26

Similar Documents

Publication Publication Date Title
WO2021196556A1 (en) Light-emitting diode device and manufacturing method therefor, and display panel
US10205055B2 (en) Light engine array
US11264365B2 (en) Image display device and display
US10862010B2 (en) Integrated colour LED micro-display
US10288939B2 (en) Backlight and manufacturing method thereof, light guide plate and manufacturing method thereof, and display device
JP6423938B2 (en) Projection device using micro LED panel and method of manufacturing third micro LED display device therein
US20100060553A1 (en) LED display utilizing freestanding epitaxial LEDs
CN108922899B (en) Pixel array substrate and driving method thereof
CN115483327B (en) Micro LED Micro display chip and manufacturing method thereof
JP2011049338A (en) Light emitting device, and optical device
CN112582441B (en) Display panel, display device and preparation method of display panel
JP7017761B2 (en) Luminous device, projector, and display
US20230163157A1 (en) Display substrate and display device
JP2023530322A (en) Light-emitting module with multiple unit pixels, method for manufacturing the same, and display device having the same
US20240154067A1 (en) Unit pixel having light emitting device and displaying apparatus
CN114824043A (en) LED structure, manufacturing method thereof and light field display system
US11949055B2 (en) Unit pixel having light emitting device and displaying apparatus
US20230378404A1 (en) Light emitting device with improved radiation distribution and method of making thereof
JP2020060736A (en) Display and electronic apparatus
US20220085240A1 (en) Unit pixel having light emitting device and displaying apparatus
JP2018186114A (en) Light-emitting device and projector
US20240047622A1 (en) Resonant cavity micro-led array using embedded reflector
WO2023189384A1 (en) Light-emitting device and image display device
US20240006464A1 (en) Light-emitting chip, manufacturing method thereof and electronic device
US20230106834A1 (en) Method of manufacturing optoelectronic products and apparatus thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20928818

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20928818

Country of ref document: EP

Kind code of ref document: A1