WO2021155783A1 - 阵列基板、电子设备基板及电子设备 - Google Patents
阵列基板、电子设备基板及电子设备 Download PDFInfo
- Publication number
- WO2021155783A1 WO2021155783A1 PCT/CN2021/074851 CN2021074851W WO2021155783A1 WO 2021155783 A1 WO2021155783 A1 WO 2021155783A1 CN 2021074851 W CN2021074851 W CN 2021074851W WO 2021155783 A1 WO2021155783 A1 WO 2021155783A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- patterns
- functional
- layer
- supplementary
- pattern
- Prior art date
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 202
- 239000002346 layers by function Substances 0.000 claims abstract description 97
- 239000010410 layer Substances 0.000 claims description 329
- 229910052751 metal Inorganic materials 0.000 claims description 91
- 239000002184 metal Substances 0.000 claims description 91
- 239000010409 thin film Substances 0.000 claims description 36
- 239000004065 semiconductor Substances 0.000 claims description 30
- 239000000463 material Substances 0.000 claims description 28
- 238000006243 chemical reaction Methods 0.000 claims description 14
- 239000011229 interlayer Substances 0.000 claims description 8
- 229910003460 diamond Inorganic materials 0.000 claims description 3
- 239000010432 diamond Substances 0.000 claims description 3
- 239000010408 film Substances 0.000 description 29
- 238000000034 method Methods 0.000 description 17
- 230000000295 complement effect Effects 0.000 description 12
- 230000008569 process Effects 0.000 description 8
- 239000000243 solution Substances 0.000 description 8
- 238000001514 detection method Methods 0.000 description 7
- 230000006870 function Effects 0.000 description 7
- 238000013461 design Methods 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 5
- 239000011248 coating agent Substances 0.000 description 4
- 238000000576 coating method Methods 0.000 description 4
- 238000002360 preparation method Methods 0.000 description 4
- 230000003245 working effect Effects 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 238000005538 encapsulation Methods 0.000 description 3
- 238000005259 measurement Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 238000011161 development Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- JRBRVDCKNXZZGH-UHFFFAOYSA-N alumane;copper Chemical compound [AlH3].[Cu] JRBRVDCKNXZZGH-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000005525 hole transport Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 239000011344 liquid material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 239000002096 quantum dot Substances 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000003860 storage Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/621—Providing a shape to conductive layers, e.g. patterning or selective deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/124—Insulating layers formed between TFT elements and OLED elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/126—Shielding, e.g. light-blocking means over the TFTs
Definitions
- the present disclosure relates to the field of electronic devices, and in particular to an array substrate, an electronic device substrate and an electronic device.
- Electronic devices With the rapid development of display technology, electronic devices have gradually spread throughout people's lives. Electronic devices usually include photodetection devices, organic light-emitting diode (OLED) display devices, and light-emitting diode (LED) display devices. These electronic devices are equipment with precise preparation specifications, and their preparation specifications have an important influence on the working performance of the electronic equipment.
- OLED organic light-emitting diode
- LED light-emitting diode
- an array substrate in one aspect, includes a plurality of opening regions.
- the array substrate further includes a substrate and at least one functional layer.
- the at least one functional layer is arranged on one side of the substrate.
- the functional layer includes a plurality of functional patterns and at least one supplementary pattern.
- the plurality of functional patterns are configured to transmit electrical signals, and the plurality of functional patterns have gap regions between them.
- the at least one supplementary pattern is at least disposed in at least one opening area, and the supplementary pattern is located in a gap area between the plurality of functional patterns. There is an interval between the plurality of functional patterns and the at least one supplementary pattern, and the plurality of functional patterns and the at least one supplementary pattern are arranged at substantially equal intervals.
- the at least one supplementary pattern is further provided in an area other than the plurality of opening areas.
- a supplementary pattern is provided in the gap area between two adjacent functional patterns, and the interval between the supplementary pattern and the functional patterns on both sides of the supplementary pattern is approximately equal.
- a plurality of supplementary patterns are arranged in the gap area between two adjacent functional patterns, and the plurality of supplementary patterns are arranged at substantially equal intervals.
- the interval between adjacent functional patterns and supplementary patterns is approximately the same as the interval between two adjacent supplementary patterns.
- the plurality of functional patterns and the at least one supplementary pattern are arranged at substantially equal intervals in the first direction and/or the second direction along the plane where the substrate is located; wherein, the first direction Crosses the second direction.
- the interval between adjacent functional patterns and the supplementary pattern ranges from 4 ⁇ m to 10 ⁇ m.
- the display panel includes a plurality of supplementary patterns, and the value range of the interval between two adjacent supplementary patterns is 4 ⁇ m-10 ⁇ m.
- the plurality of functional patterns are of the same material as the at least one supplementary pattern.
- the thickness of the plurality of functional patterns is equal to the thickness of the at least one supplementary pattern.
- the shape of the supplementary pattern is any one of a strip shape, a circle shape, and a diamond shape.
- the number of the supplementary patterns is multiple.
- the shape of the plurality of functional patterns is an elongated shape, and the shape of the supplementary pattern is an elongated shape.
- the plurality of functional patterns and the plurality of supplementary patterns all extend in a first direction; along the second direction, the plurality of functional patterns and the plurality of supplementary patterns are arranged at substantially equal intervals.
- the plurality of functional patterns and the plurality of supplementary patterns all extend in the second direction; along the first direction, the plurality of functional patterns and the plurality of supplementary patterns are arranged at substantially equal intervals.
- the plurality of functional patterns includes at least one first functional pattern.
- the first functional pattern includes a first portion located in the opening area and a second portion located outside the opening area.
- the first part includes a plurality of strip-shaped sub-patterns. One ends of the plurality of strip-shaped sub-patterns are all connected to the second part.
- the plurality of strip-shaped sub-patterns are parallel to each other and arranged at equal intervals.
- the interval between the two connected strip-shaped sub-patterns ranges from 4 ⁇ m to 10 ⁇ m.
- an array substrate further includes a semiconductor layer, a gate insulating layer, a gate metal layer, an interlayer insulating layer, and a source-drain metal layer.
- the semiconductor layer is disposed on one side of the substrate, and the semiconductor layer includes a plurality of active patterns of thin film transistors.
- the gate insulating layer is disposed on a side of the active layer away from the substrate.
- the gate metal layer is arranged on a side of the gate insulating layer away from the substrate; the gate metal layer includes a plurality of gate lines and gates of a plurality of thin film transistors.
- the interlayer insulating layer is disposed on a side of the gate metal layer away from the substrate.
- the source-drain metal layer is disposed on a side of the interlayer insulating layer away from the substrate; the source-drain metal layer includes a plurality of data lines and the source and drain of a plurality of thin film transistors.
- the at least one functional layer includes the semiconductor layer; and the plurality of functional patterns includes the plurality of active layers.
- the at least one functional layer includes the gate metal layer; the plurality of functional patterns include the plurality of gate lines and the gates of the plurality of thin film transistors.
- the at least one functional layer includes the source-drain metal layer; the plurality of functional patterns include the plurality of data lines and the source and drain electrodes of the plurality of thin film transistors.
- an array substrate further includes a light-shielding metal layer and a first insulating layer.
- the light-shielding metal layer is disposed between the substrate and the semiconductor layer.
- the first insulation is provided between the substrate and the semiconductor layer.
- the light-shielding metal layer is close to the substrate relative to the first insulating layer.
- the light-shielding metal layer includes a plurality of light-shielding patterns, and each of the light-shielding patterns corresponds to one active pattern.
- the at least one functional layer further includes a light-shielding metal layer.
- the plurality of functional patterns include the plurality of light shielding patterns.
- an electronic device substrate in another aspect, includes one or more structures of the array substrate as described in any of the above embodiments, and a plurality of driving devices.
- the plurality of driving devices are arranged on the array substrate, and each driving device includes a first electrode, a driving layer, and a second electrode that are stacked and arranged.
- the orthographic projection of the driving layer of each driving device on the substrate is in an open area.
- the driving device includes a light emitting device, and the driving layer includes a light emitting layer.
- the driving device includes a photoelectric conversion device, and the driving layer includes a photoelectric conversion layer.
- an electronic device in another aspect, includes one or more structures of the electronic device substrate provided in any of the foregoing embodiments.
- Figure 1 is a cross-sectional view of an underlying substrate according to some embodiments
- FIG. 2 is a cross-sectional view of a bottom substrate coated with a flat layer according to some embodiments
- Fig. 3 is an electronic device provided according to some embodiments.
- FIG. 4 is a cross-sectional view of an electronic device substrate provided according to some embodiments.
- FIG. 5 is a cross-sectional view of another electronic device substrate provided according to some embodiments.
- FIG. 6 is a cross-sectional view of another electronic device substrate provided according to some embodiments.
- FIG. 7 is a cross-sectional view of still another electronic device substrate provided according to some embodiments.
- FIG. 8A is a plan view of a display panel provided according to some embodiments.
- FIG. 8B is a plan view of an array substrate provided according to some embodiments.
- FIG. 9 is a partial plan view of a functional layer in an array substrate according to some embodiments.
- FIG. 10 is another partial plan view of a functional layer in the array substrate according to some embodiments.
- FIG. 11 is still another partial plan view of a functional layer in the array substrate according to some embodiments.
- FIG. 12 is another partial plan view of a functional layer in the array substrate according to some embodiments.
- FIG. 13 is another partial plan view of a functional layer in the array substrate according to some embodiments.
- FIG. 14 is another partial plan view of a functional layer of the array substrate according to some embodiments.
- 15 is another partial plan view of a functional layer of the array substrate according to some embodiments.
- FIG. 16 is a partial plan view of at least one functional layer of the array substrate according to some embodiments.
- FIG. 17 is still another partial plan view of a functional layer of the array substrate according to other embodiments.
- 18 is another partial plan view of a functional layer of the array substrate according to other embodiments.
- FIG. 19 is another partial plan view of a functional layer of the array substrate according to other embodiments.
- 20 is another partial plan view of a functional layer of the array substrate according to other embodiments.
- 21 is a cross-sectional view of an array substrate coated with a flat layer according to some embodiments.
- FIG. 22 is a cross-sectional view of another array substrate coated with a flat layer according to some embodiments.
- first”, “second” and similar words used in the present disclosure do not indicate any order, quantity, or importance, but are only used to distinguish different components.
- plural means two or more.
- “Include” or “include” and other similar words mean that the element or item appearing before the word covers the elements or items listed after the word and their equivalents, but does not exclude other elements or items.
- Similar words such as “connected” or “connected” are not limited to physical or mechanical connections, but may include electrical connections, whether direct or indirect. "Up”, “Down”, “Left”, “Right”, etc. are only used to indicate the relative position relationship. When the absolute position of the described object changes, the relative position relationship may also change accordingly.
- At least one of A, B, and C has the same meaning as “at least one of A, B, or C", and both include the following combinations of A, B, and C: only A, only B, only C, A and B
- “A and/or B” includes the following three combinations: A only, B only, and the combination of A and B.
- the driving components include light emitting devices and photoelectric sensing elements.
- these transistor circuits or driving devices are usually composed of multiple layers of inorganic (such as various metals, semiconductors, insulating media, etc.) material films and organic material films, and some films are patterned, usually including multiple Patterns, for example, multiple patterns appear linear, block, strip, etc., hereinafter referred to as a film layer with multiple patterns as a functional layer, other films (such as insulating layers) will not undergo patterning treatment, the film is a whole layer laying , Does not include multiple patterns.
- the multiple patterns of the multilayer functional layer appear to overlap each other in physical space, that is, because the number of overlapping patterns in different regions is different, the overall thickness of the multilayer film in different regions is different, and the thickness of the film layer is different. Phenomena such as poor uniformity and flatness.
- the multiple film layers corresponding to the transistor circuit constitute the bottom substrate
- the multiple film layers corresponding to the driving device constitute the upper substrate
- the upper substrate is disposed on the bottom substrate.
- the film layers in the upper substrate will also have obvious unevenness.
- Some driving devices have higher requirements for the surface flatness of the underlying substrate. If the surface of the underlying substrate is not flat, it will seriously affect the working effect of the driving device.
- the thickness of the light-emitting layer included in the light-emitting device Thinner usually in the range of 20-100 nm.
- the flatness of the light-emitting layer and other films is greatly affected by the flatness of the underlying substrate, and the unevenness of the surface of the underlying substrate will affect the light-emitting brightness and uniformity of the light-emitting device.
- the bottom substrate includes a substrate 101, a first pattern layer 001 and a second pattern layer 002.
- the first graphic layer 001 and the second graphic layer 002 are functional layers, both of which include multiple patterns.
- other film layers such as an insulating layer or other functions, can also be included.
- the layer, to highlight the key points, is not shown in the figure, but only shows the main functional layer structure that causes the difference in thickness.
- the step difference between the highest point of the pattern stack of the first pattern layer 001 and the second pattern layer 002 and the substrate 101 is a1.
- the multi-layer superimposed film in the bottom substrate is planarized to facilitate the subsequent process steps.
- the current common method is to cover a layer of photoresist film on the surface of the multilayered film by coating, and use the leveling characteristics of the liquid medium (the film to be formed after drying and curing) for planarization to form the planarization layer 003.
- the level difference a1 of the substrate before planarization is too large, a single-layer photoresist film is difficult to meet the requirements of planarization, and a sufficiently thick photoresist is required to achieve a certain flatness requirement. This not only increases the difficulty of the subsequent process, but also does not meet the development trend of thinning of electronic equipment.
- FIG. 2 after the flat layer 003 is prepared on the surfaces of the first pattern layer 001 and the second pattern layer 002, it can be seen that there is still a certain height difference on the surface of the flat layer 003, and the surface is not uniform.
- the highest level difference between the superimposed pattern and the substrate is not necessarily the highest point of the flat layer 003.
- the highest point of the flat layer is where the pattern is relatively dense. area.
- the highest point of the bottom substrate is the superposition of the patterns of the first pattern layer 001 and the second pattern layer 002, and the level difference with the substrate is denoted as a1, and the level difference is a1.
- the surface of the flat layer 003 After being flattened, the surface of the flat layer 003 has multiple high points and multiple low points, showing ups and downs.
- the gap between the highest point M and the surrounding low points is a2, and the high point N and its surrounding low points
- the break difference is a3, and a3 is greater than a2. It can be seen that the break of the highest point M is in the middle area where the pattern is dense, and where the pattern is sparse, that is, when the two patterns are far apart, there is a large gap, and the flat layer has the lowest point at the gap.
- the initial break is the height of the first pattern layer 001 relative to the substrate 101, or the first pattern layer
- the value of the initial break difference ranges from 1.0 to 1.5 ⁇ m.
- the thickness of the flat layer 003 is about 2.5 ⁇ m.
- P1, P2, and P3 the effect of the level difference after flattening is different. Among them, p1 ⁇ p3 ⁇ p2.
- the level difference a3 after flattening is larger, and a3>300nm; when 12um ⁇ p3 ⁇ 20um, the level difference after flattening is 150nm ⁇ a4 ⁇ 300nm; when 5um ⁇ p1 ⁇ 12um, it corresponds to flattening After the step difference a2 ⁇ 150nm.
- the above flatness effect value is not absolute, it is just a sign of relative magnitude. The value is also affected by the type and thickness of the flat layer material, and the wiring pattern adjacent to the wiring.
- the functional layer in the underlying substrate also includes block patterns with a larger area, such as the rightmost pattern in FIGS. 1 and 2.
- block patterns with a larger area such as the rightmost pattern in FIGS. 1 and 2.
- the existing planarization process uses wet coating, that is, the leveling properties of liquid materials are used for planarization, and the leveling properties of the materials are related to the shape and area of the underlying pattern, with large step differences and dense patterns.
- wet coating that is, the leveling properties of liquid materials are used for planarization
- the leveling properties of the materials are related to the shape and area of the underlying pattern, with large step differences and dense patterns.
- the area of the underlying graphics is larger, the more flat layer material that can be stacked, the higher the height after flattening; where the graphics are sparse, the area at the height of the area is relatively small, and the flat layer material cannot be effectively retained in the area. High places, so the film thickness is thinner. Therefore, the sparseness and area size of the underlying graphics before planarization will directly affect the planarization of the planarized layer after formation.
- the solution of the pattern of the layer is to improve the pattern from a design perspective to improve the planarization performance of the planarization layer.
- the array substrate 100 includes a substrate 101, at least one functional layer 10 disposed on the side of the substrate 101, and a flat layer 107 disposed on the side of the at least one functional layer 10 away from the substrate 101. .
- the pattern included in the functional layer 10 is designed to improve the flatness of the flat layer 107.
- the electronic device substrate 011 and the electronic device 01 to which the array substrate 100 is applied are first introduced.
- the cross-sectional view of the array substrate 100 shown in FIG. 4 is to illustrate the film layers included in the array substrate 100, not the actual structure of the array substrate 100.
- the functional layer 10 includes a variety of patterns. It is not the entire layer set in the picture.
- the electronic device 01 is, for example, an organic electronic thin film device device.
- the electronic device 01 includes a frame, an electronic device substrate 011 disposed in the frame, a circuit board, and other electronic accessories.
- the electronic device substrate 011 includes a bottom substrate and an upper substrate 110.
- the bottom substrate is, for example, an array substrate 100
- the upper substrate 110 includes a plurality of driving devices 200. It can be understood that the electronic device substrate includes an array substrate and a plurality of driving devices arranged on the array substrate.
- the electronic device 01 provided by some embodiments of the present disclosure is a flat panel detector, and the electronic device substrate 011 is a flat panel detection substrate 011'.
- the flat panel detection substrate 011' includes an array substrate 100 and a plurality of driving devices 200 arranged on the array substrate 100.
- the driving device 200 is, for example, a photoelectric conversion device 200a.
- Each driving device 200 includes a first electrode 201, a driving layer 202, and a second electrode 203 that are stacked, wherein the driving layer 202 includes a photoelectric conversion layer 202a.
- Each driving device 200 is provided on the flat layer 107.
- the array substrate 100 includes a plurality of driving circuits.
- each driving circuit includes at least one thin film transistor T.
- Each driving circuit is electrically connected to a photoelectric conversion device 200a, and is configured to drive the photoelectric conversion device 200a to perform photoelectric conversion, thereby realizing the detection function.
- the area corresponding to the photoelectric conversion layer 202a of one photoelectric conversion device 200a is called an opening area S, so that the array substrate 100 includes a plurality of openings.
- Area S Exemplarily, a plurality of opening regions S are arranged in an array, and the orthographic projection of the driving layer 202 of each driving device 200 on the substrate 101 is in one opening region S, for example, the photoelectric conversion layer of each photoelectric conversion device 200a
- the orthographic projection of 202a on the substrate 101 is in an open area S.
- the photoelectric conversion layer 202a is very thin, it is more sensitive to the surface flatness of the underlying substrate. If the surface of the flat layer 107 of the array substrate 100 is not flat, the driving layer 202 on the flat layer 107 The uneven surface will cause inaccurate detection results of the flat-panel detection equipment, which will seriously affect the product performance. Therefore, it is necessary to improve the surface flatness of the flat layer 107 of the array substrate 100, especially for the multiple opening regions S of the array substrate 100, a high flatness is required to ensure the normal operation of the driving device 200.
- the electronic device provided by some embodiments of the present disclosure is a display device.
- the display device is, for example, a flat panel detection device, an OLED display device, an LED display device, and a micro organic light emitting diode (Micro Organic Light Emitting Diode).
- Light-Emitting Diode, Micro OLED) display device Quantum Dot Light Emitting Diodes (QLED) display device, Mini Light-Emitting Diode (Mini LED) display device, or miniature light-emitting diode (Micro Light-Emitting Diode, Micro LED) display equipment, etc.
- the electronic device substrate 011 is a display substrate 011". The following takes the electronic device as an OLED display device and the electronic device substrate as an OLED display substrate as an example for introduction.
- the above-mentioned electronic device substrate 011 (OLED display substrate) includes an array substrate 100 and a plurality of driving devices 200 arranged on the array substrate 100.
- the driving device 200 is, for example, a light emitting device 200b.
- Each driving device 200 includes a first electrode 201, a driving layer 202, and a second electrode 203 that are stacked, wherein the driving layer 202 includes, for example, a light-emitting layer 202b.
- the display substrate 011" includes a display area AA and a peripheral area BB.
- the display area AA is provided with a plurality of sub-pixels P, a plurality of gate lines GL, and a plurality of data lines DL, exemplarily ,
- a plurality of sub-pixels P are arranged in an array, a plurality of gate lines GL extend in a first direction X, a plurality of data lines DL extend in a second direction Y, each gate line GL is electrically connected to a row of sub-pixels P, each The data line DL is electrically connected to a column of sub-pixels P.
- Each sub-pixel P includes a driving circuit and a light-emitting device, and each driving circuit is electrically connected to a light-emitting device, and is configured to drive the light-emitting device to emit light, thereby realizing display.
- the area where each sub-pixel P is located is called a sub-pixel area P′, and the display area AA can be divided into a plurality of sub-pixel areas P′, and each sub-pixel area P′ is provided with a light-emitting device.
- the electronic device substrate 011 further includes an upper substrate 110 disposed on the array substrate 100, and the upper substrate 110 includes a driving device layer 111 and an encapsulation layer 112.
- the driving device layer 111 includes a first electrode layer, a driving film layer, a second electrode layer, and a pixel defining layer 1111.
- the first electrode layer is arranged on the side of the flat layer 107 of the array substrate away from the substrate 101, the first electrode layer includes a plurality of first electrodes 201; the pixel defining layer 1111 is arranged on the side of the first electrode layer away from the substrate 101, A plurality of openings are provided in the pixel defining layer 1111, and each opening exposes at least a part of a first electrode 201; the light-emitting film layer is disposed on the side of the first electrode layer away from the substrate 101, and the light-emitting film layer includes a plurality of light-emitting layers 202b. , Each light-emitting layer 202b is located in an opening.
- the second electrode layer is disposed on the side of the light-emitting layer 202b and the pixel defining layer 1111 away from the substrate 101.
- Each light-emitting device 200b includes a first electrode 201, a light-emitting layer 202b, and a portion of the second electrode layer corresponding to the light-emitting layer (ie, the second electrode 203) that are electrically connected to the driving circuit.
- the above-mentioned driving layer 202 may have a single-layer structure.
- the driving layer 202 of an OLED display device only includes a light-emitting layer 202b disposed between the first electrode 201 and the second electrode 203; the driving layer 202 may also be It has a multilayer structure.
- the driving layer 202 includes a hole injection layer, a hole transport layer, a light emitting layer, an electron transport layer, an electron injection layer, etc. stacked between the first electrode 201 and the second electrode 203.
- the first electrode 201 may be an anode or a cathode. When the first electrode 201 is an anode, the corresponding second electrode 203 is a cathode; when the first electrode 201 is a cathode, the corresponding second electrode 203 is an anode.
- the above-mentioned encapsulation layer 112 includes a plurality of inorganic thin film layers and at least one organic thin film layer that are stacked. Specifically, it can be a typical "sandwich" structure, including an inorganic thin film layer 1121, an organic thin film layer 1122, and an inorganic thin film layer 1123 stacked in sequence.
- the encapsulation layer 112 may also be a first inorganic thin film layer, a second inorganic thin film layer, an organic thin film layer, a third inorganic thin film layer, and a fourth inorganic thin film layer that are sequentially stacked.
- the array substrate 100 in the direction perpendicular to the substrate 101, the area corresponding to each opening defined by the pixel defining layer 1111 is called an opening area S.
- the shape of the opening area S is consistent with the shape of the opening, for example, both are oval or rhombus.
- the array substrate 100 includes a plurality of opening areas S, for example, A plurality of opening areas S are arranged in an array, each opening area S is in a sub-pixel area P′, and the orthographic projection of the driving layer 202 of each driving device 200 on the substrate 101 is in an opening area S.
- the light-emitting layer is usually very thin, and its requirements for the flatness of the flat layer surface of the array substrate are very high. Especially for the multiple opening regions S of the array substrate 100, it is necessary to have a relatively high flatness to ensure that the driving device 200 can work normally. If the side of the flat layer away from the substrate is uneven, and the highest point and the lowest point have a large step difference, the surface of the light-emitting layer of each light-emitting device will be uneven, which will result in uneven light emission of the OLED display substrate, which will seriously affect the display quality.
- the following embodiments of the present disclosure take an OLED display device as an example to describe the array substrate in the OLED display device.
- the structure of the array substrate introduced below is also applicable to the structure of the array substrate in the flat panel detector.
- the array substrate 100 includes a display area AA and a peripheral area BB, and a plurality of opening areas S are provided in the display area AA.
- the array substrate 100 includes a plurality of driving circuits, a plurality of gate lines GL, and a plurality of data lines DL.
- Each driving circuit includes at least one thin film transistor T.
- the driving circuit further includes a capacitor.
- the orthographic projection of the light-emitting layer 202b of each driving device 200 on the substrate 101 is in an open area S.
- the array substrate 100 includes a substrate 101 and at least one functional layer 10 provided on one side of the substrate 101.
- the multiple functional layers 10 are stacked, and two adjacent functional layers 10 are insulated.
- the array substrate 100 includes a substrate 101, a semiconductor layer 102, a gate insulating layer 103, a gate metal layer 104, an interlayer insulating layer 105, and a source-drain metal layer 106 that are stacked in sequence.
- the semiconductor layer 102 is disposed on one side of the substrate 101, and the semiconductor layer 102 includes a plurality of active layers of thin film transistors T.
- the gate insulating layer 103 is disposed on the side of the semiconductor layer 102 away from the substrate 101.
- the gate metal layer 104 is disposed on a side of the gate insulating layer 103 away from the substrate 101; the gate metal layer 104 includes a plurality of gate lines GL and a plurality of gates of thin film transistors T.
- the interlayer insulating layer 105 is disposed on the side of the gate metal layer 104 away from the substrate 101.
- the source/drain metal layer 106 is disposed on the side of the interlayer insulating layer 105 far away from the substrate 101;
- the functional layer 10 may include at least one of the semiconductor layer 102, the gate metal layer 104, and the source-drain metal layer 106.
- the at least one functional layer 10 includes the semiconductor layer 102; and/or, the At least one functional layer 10 includes a gate metal layer 104; and/or, the at least one functional layer 10 includes a source-drain metal layer 106.
- the functional layer 10 further includes a light-shielding metal layer 108.
- the light-shielding metal layer 108 includes a plurality of light-shielding patterns, and each light-shielding pattern corresponds to an active layer of a thin film transistor T.
- corresponding means that the orthographic projection of each light-shielding pattern on the substrate corresponds to an active layer. The orthographic projections of the layers on the substrate at least partially overlap.
- the above-mentioned light-shielding metal layer 108 is configured to prevent external light from directly irradiating the active layer of the thin film transistor T, so as to prevent the conductive performance of the active layer of the thin film transistor T from being reduced due to light. It is understandable that the light-shielding pattern of the light-shielding metal layer 108 can also be configured to protect the performance of other electrical components in the array substrate 100, for example, to protect the electrical storage performance of the capacitor.
- the pattern included in the functional layer 10 by designing the pattern included in the functional layer 10, the pattern of at least one of the semiconductor layer 102, the gate metal layer 104, the source and drain metal layer 106, and the light-shielding metal layer 108 is designed.
- each functional layer 10 includes a plurality of functional patterns F and at least one supplementary pattern R.
- the plurality of functional patterns F are configured to transmit electrical signals, and the plurality of functional patterns F have gap regions K between them.
- At least one supplementary pattern R is disposed at least in at least one opening area S, and the supplementary pattern R is located in the gap area K between the plurality of functional patterns F. That is, the gap area K between the plurality of functional patterns F includes a sub-area that overlaps with the opening area S and a sub-area that does not overlap with the opening area S, at least the gap area K between the plurality of functional patterns F
- At least one supplementary pattern R is provided in the sub-region overlapping with the opening region S.
- the plurality of functional patterns F and the at least one supplementary pattern R are spaced apart, and the plurality of functional patterns F and the at least one supplementary pattern R are arranged at substantially equal intervals. There is no contact between the plurality of functional patterns F and at least one supplementary pattern R. Therefore, even if supplementary patterns are additionally provided in the functional layer 10, the function of the plurality of functional patterns F to transmit electrical signals will not be affected.
- the plurality of functional patterns F and at least one supplementary pattern R are arranged at substantially equal intervals refers to the interval between two adjacent functional patterns F and supplementary patterns R, or the interval between two adjacent supplementary patterns R It is a fixed value. Therefore, a plurality of functional patterns F and at least one supplementary pattern R are uniformly distributed in the plane where the functional layer is located.
- the above-mentioned functional layer 10 includes a semiconductor layer 102, and the plurality of functional patterns F includes a plurality of active layers of thin film transistors.
- the functional layer 10 includes a gate metal layer 104, and the plurality of functional patterns F includes a plurality of gate lines GL and a plurality of gates of thin film transistors T.
- the functional layer 10 includes a source-drain metal layer 106, and the multiple functional patterns F include multiple data lines DL and multiple source and drain electrodes of the thin film transistor T.
- the functional layer 10 further includes a light-shielding metal layer 108, the multiple functional patterns F include multiple light-shielding patterns, and each light-shielding pattern corresponds to an active layer of a thin film transistor T.
- the functional layer 10 is any one or a combination of at least two of the semiconductor layer 102, the gate metal layer 104, the source/drain metal layer 106, and the light-shielding metal layer 108.
- the functional layer 10 is a semiconductor layer 102, or the functional layer 10 is a gate metal layer 104, or the functional layer 10 is a source/drain metal layer 106, or the functional layer 10 is a light-shielding metal layer 109.
- the functional layer 10 includes a semiconductor layer 102 and a gate metal layer 104, or the functional layer 10 includes a semiconductor layer 102 and a source-drain metal layer 106, or the functional layer 10 includes a gate metal layer 104 and a source-drain metal layer 106.
- the functional layer 10 includes a gate metal layer 104 and a light-shielding metal layer 108. and many more.
- the functional layer 10 includes a semiconductor layer 102, a gate metal layer 104, and a source-drain metal layer 106, or the functional layer 10 includes a semiconductor layer 102, a gate metal layer 104, and a light-shielding metal layer 108, or, the functional layer 10 It includes a semiconductor layer 102, a source-drain metal layer 106 and a light-shielding metal layer 108, or the functional layer 10 includes a gate metal layer 104, a source-drain metal layer 106 and a light-shielding metal layer 108.
- the functional layer 10 includes a semiconductor layer 102, a gate metal layer 104, a source and drain metal layer 106, and a light-shielding metal layer 108.
- the at least one complementary pattern R is provided in the gap region K between the plurality of functional patterns F, and the at least one complementary pattern R Located in the at least one opening area S, there is an interval between the plurality of functional patterns F and the at least one supplementary pattern R, and the plurality of functional patterns F and the at least one supplementary pattern R are arranged at approximately equal intervals, so as not to affect the functional layer 10
- the gap area K between the multiple functional patterns F is filled with the supplementary pattern R, which can improve the uniformity of the arrangement of the patterns in the functional layer 10, thereby The unevenness of the flat layer 107 caused by the unevenness of the sparseness of the functional pattern F in each area is improved.
- the flatness of the flat layer 107 is improved, and the flat layer 107 is arranged on the flat layer.
- the flatness of the film layers of the light-emitting device on this part of 107 is also improved, thereby improving the working effect of the driving device, for example, improving the uniformity of light emission of the light-emitting device.
- the at least one supplementary pattern R is further disposed in an area other than the plurality of opening areas S. That is, the sub-regions of the gap region K between the plurality of functional patterns F that do not overlap with the opening region S are also provided with at least one supplementary pattern R.
- the gap regions K between the multiple functional patterns F are all provided with at least one supplementary pattern R, so that in the entire functional layer 10, the multiple functional patterns F and the multiple supplementary patterns R are more evenly distributed, thereby further improving the flatness.
- the flatness of 107 further improves the working effect of the driving device.
- At least one functional layer 10 may be provided with a supplementary pattern R setting.
- each functional layer 10 is introduced by taking the functional layer 10 as the gate metal layer 104 and the source/drain metal layer 106 as an example.
- the partial views of a single film layer shown in FIGS. 10 to 16 correspond to the area (two sub-pixel regions P') where two adjacent sub-pixels P in FIG. 8A are located.
- the plurality of functional patterns F when the functional layer 10 is the gate metal layer 104, in addition to the gate lines GL and the gates of the plurality of thin film transistors T, the plurality of functional patterns F also include those for electrically connecting to other structures. Bridge 1044 and circuit compensation circuit 1045.
- the multiple functional patterns F are unevenly distributed and relatively sparse. There is a gap area K between the bridge 1044 and the gate line 1043, and there is a gap area K between the bridge 1044 and the circuit compensation circuit 1045.
- the multiple functional patterns F include multiple data lines GL and multiple sources and drains of the thin film transistors T, as well as capacitors. ⁇ 1061.
- the multiple functional patterns F are unevenly distributed and relatively sparse, and there is a gap area K between the data lines DL corresponding to different sub-pixels.
- FIGS. 10 and 13 is a schematic diagram of the functional pattern F included in the functional layer 10 when the supplementary pattern R is not provided in a functional layer 10, as shown in FIGS. 11, In Fig. 12, Fig. 14-16, the other patterns except for the functional pattern F are all supplementary patterns R,
- a supplementary pattern R is provided in the gap area K between two adjacent functional patterns F, and the interval between the supplementary pattern R and the functional patterns F located on both sides thereof is approximately equal.
- a supplementary pattern R is provided between adjacent bridges 1044 and circuit compensation lines 1045.
- the interval L1 between the supplementary pattern and the bridges 1044 and the supplementary is approximately equal.
- a plurality of supplementary patterns R are arranged in the gap area between two adjacent functional patterns F, and the plurality of supplementary patterns R are arranged at substantially equal intervals.
- the interval between the adjacent functional pattern F and the supplementary pattern R is approximately equal to the interval between two adjacent supplementary patterns R.
- two complementary patterns R are provided between adjacent bridges 1044 and gate lines 1043.
- the interval L3 between the two complementary patterns R and the adjacent complementary patterns R are The interval L4 between R and the gate line 1043 and the interval L5 between the adjacent supplementary pattern R and the bridge 1044 are approximately equal.
- the arrangement uniformity of the functional patterns F and the supplementary patterns R included in the functional layer 10 can be further improved, so that when the planarization layer 107 is subsequently prepared on at least one functional layer 10, the planarization layer 107 can be flattened. The degree is further increased, and the surface of the flat layer 107 is flatter.
- the plurality of functional patterns F and the at least one supplementary pattern R are arranged at substantially equal intervals in the first direction X and/or the second direction Y along the plane where the substrate 101 is located.
- a plurality of functional patterns F and the at least one supplementary pattern R are arranged at substantially equal intervals along the second direction Y, for example, along the second direction Y, The interval L between two adjacent complementary patterns R, and the interval L between two adjacent complementary patterns R and the functional pattern F are equal.
- a plurality of functional patterns F and the at least one supplementary pattern R are arranged at substantially equal intervals along the first direction X, for example, two adjacent to each other along the first direction X. The interval L between two complementary patterns R, and the interval L between two adjacent complementary patterns R and the functional pattern F are equal.
- the number of supplementary patterns R included in each functional layer 10 is multiple; the shape and arrangement position of the supplementary patterns R are as follows: the shape of the plurality of functional patterns F is elongated, and the supplementary patterns F The shape of the pattern R is a long strip.
- the plurality of functional patterns F and the plurality of supplementary patterns R all extend along the first direction X; along the second direction Y, the plurality of functional patterns F and the plurality of supplementary patterns R are arranged at substantially equal intervals.
- the plurality of functional patterns F and the plurality of supplementary patterns R all extend along the second direction Y; along the first direction X, the plurality of functional patterns F and the plurality of supplementary patterns R are arranged at substantially equal intervals .
- the functional layer 10 is a gate metal layer 104
- the gate metal layer 104 includes a plurality of functional patterns F and a plurality of supplementary patterns R.
- the plurality of supplementary patterns R are located in the gap area K between the plurality of functional patterns F.
- the shapes of the plurality of functional patterns F and the supplementary patterns R are all elongated.
- the plurality of functional patterns F and the plurality of supplementary patterns R each extend along the first direction X.
- the plurality of functional patterns F and the plurality of supplementary patterns R are arranged at substantially equal intervals.
- the functional layer 10 is a source and drain metal layer 106.
- the source-drain metal layer 106 includes a plurality of functional patterns F and a plurality of supplementary patterns R.
- the plurality of supplementary patterns R are located in the gap area K between the plurality of functional patterns F.
- the shapes of the plurality of functional patterns F and the supplementary patterns R are all elongated.
- the plurality of functional patterns F and the plurality of supplementary patterns R all extend along the second direction Y; along the first direction X, the plurality of functional patterns F and the plurality of supplementary patterns R are arranged at substantially equal intervals.
- the first direction X and the second direction Y intersect, for example, the angle between the first direction X and the second direction Y is 90°.
- the shape of the above-mentioned supplementary pattern R is any one of a strip shape, a circle shape, and a diamond shape.
- the shape of the supplementary pattern R coincides with the shape of the functional pattern F.
- the width of the supplementary pattern R is the same as the width of the functional pattern F, or its width is the average width of a plurality of functional patterns F.
- the specific value of the width can be specifically set according to the application scenario.
- the interval between the adjacent functional pattern F and the supplementary pattern R ranges from 4 ⁇ m to 10 ⁇ m.
- the interval between the adjacent functional pattern F and the supplementary pattern R is 4 ⁇ m, 8 ⁇ m. Or 10 ⁇ m.
- the interval between two adjacent supplementary patterns R ranges from 4 ⁇ m to 10 ⁇ m, for example, two adjacent ones
- the interval between the supplementary patterns R is 4 ⁇ m, 8 ⁇ m, or 10 ⁇ m. In this way, the surface of the flat layer can be made smoother by this arrangement.
- the plurality of functional patterns F and the at least one supplementary pattern R are made of the same material.
- the materials of the plurality of functional patterns R and the at least one supplementary pattern R are all metals, such as copper or aluminum. Or copper-aluminum alloy.
- the materials of the plurality of functional patterns R and the at least one supplementary pattern R are both semiconductors, such as silicon.
- the multiple functional patterns F and the at least one supplementary pattern R are arranged in the same layer, and the materials of the two are the same.
- the same film forming process can be used to form the film layer, and then the film layer can be formed by engraving.
- Corresponding patterns are formed by the etching process, and multiple functional patterns F are obtained while supplementary patterns R are obtained, thereby simplifying the process and reducing the difficulty of preparing the array substrate 100.
- the thickness of the multiple functional patterns F is equal to the thickness of the at least one supplementary pattern R, and the thickness of the multiple functional patterns F and the at least one supplementary pattern R can be manufactured using the same manufacturing process.
- the production steps are simplified, and the flatness of the surface of the subsequent production of the flat layer 107 is ensured.
- the functional layer 10 is the source/drain metal layer 106
- the multiple functional patterns F and the at least one supplementary pattern R provided by the above-mentioned embodiments have the same arrangement method. I won't repeat them here.
- a flattening layer 107 needs to be prepared on the gate metal layer 104 or the source-drain metal layer 106.
- the improvement method in FIG. 11, FIG. 12, FIG. 14 or FIG. The substrate is homogenized.
- a substrate with uniform sparseness is obtained through the supplementary pattern R in FIG. 11, FIG. 12, FIG. 14 or FIG. 15, respectively, and finally A schematic diagram of the stacked gate metal layer 104 and the source/drain metal layer 106 is shown in FIG. 16.
- the supplementary pattern R when the shapes of the multiple functional patterns F are elongated and the multiple functional patterns F extend in different directions along the plane where the substrate 101 is located, when the supplementary pattern R is set, supplementary patterns R with different extension directions can be used.
- the functional pattern F extends along the X direction, and the set supplementary pattern R extends along the X direction; and/or, the functional pattern F extends along the Y direction, and the set supplementary pattern R extends along the Y direction.
- the specific setting method is set according to the extending direction of the functional pattern F and the distance relationship between each functional pattern F and its adjacent functional pattern F. Moreover, this setting method can be applied to the setting of the supplementary pattern R in an area other than the opening area S.
- Some embodiments of the present disclosure provide another solution for designing the pattern of the functional layer 10 to improve the flatness of the flat layer 107.
- the multiple functional patterns F included in the functional layer 10 include at least one first functional pattern F1.
- the area of the first functional pattern F1 is larger than that of other functional patterns F.
- the shape of the first functional pattern F1 is a block.
- the flat layer material accumulated on the first functional pattern F1 is much more than other functional layers with a smaller area.
- the flat layer 107 is deposited on the flat layer material, so that the highest point of the formed flat layer 107 is located at the first functional pattern F1, for example, a higher protrusion is formed above the center of the first functional pattern F1, and the lowest point is located at
- the gap area around the first functional pattern F1 forms a depression, which causes the level difference d of the flat layer 107 to be large, and the flat layer 107 has large fluctuations in height and poor flatness.
- the first functional pattern F1 includes a first portion F11 located in the opening area S and a second portion F12 located outside the opening area S, that is, a part of the first functional pattern F1 is located in the opening area S inside.
- the first portion F11 includes a plurality of strip-shaped sub-patterns F111, the first portion F11 has a wire grid shape, and one end of the plurality of strip-shaped sub-patterns F111 is connected to the second portion T12.
- the plurality of strip-shaped sub-patterns F111 are parallel to each other and arranged at approximately equal intervals.
- the plurality of strip-shaped sub-patterns F111 extend along the second direction Y, and along the first direction X, the distance between two adjacent strip-shaped sub-patterns F111 is L is equal.
- the interval L between two adjacent strip-shaped sub-patterns F111 ranges from 4 ⁇ m to 10 ⁇ m.
- the interval L between two adjacent strip-shaped sub-patterns F111 is 4 ⁇ m, 8 ⁇ m, or 10 ⁇ m.
- "arranged at substantially equal intervals" means that the intervals between the plurality of strip-shaped sub-patterns are all in the range of 4 ⁇ m to 10 ⁇ m, but it is not limited to the same interval between two adjacent strip-shaped sub-patterns.
- the present disclosure adopts a design with a plurality of strip-shaped sub-patterns F111.
- the first part F11 is set to include a plurality of strip-shaped sub-patterns F111.
- the second part F12 remains unchanged, so that it can realize the electrical connection function.
- the flat layer material is coated, the flat layer 107 has high protrusions on the first functional pattern F1 to have multiple small wave-like undulations.
- the maximum break d caused by multiple continuous undulations is smaller than that of the pileup formed on the initial large-area block pattern, which improves the break due to the opening
- the larger area of the block pattern in the area S produces higher protrusions, which results in the unevenness of the flat layer 107, which improves the flatness of the flat layer 107, thereby improving the working effect of the driving device in the electronic device 01.
- the light-emitting uniformity of the light-emitting device is improved.
- the lengths of the plurality of strip-shaped sub-patterns F111 may be equal or unequal. It is adjusted according to the size of the gap area K between the multiple functional patterns F to ensure that the interval between each strip-shaped sub-pattern F111 and the adjacent functional pattern F ranges from 4 ⁇ m to 10 ⁇ m.
- the widths of the plurality of strip-shaped sub-patterns F111 may be equal or unequal. In some examples, the width of the strip-shaped sub-patterns F111 may be less than 20 ⁇ m. Further, when the interval between two adjacent functional patterns F is greater than 20 ⁇ m, the supplementary pattern R needs to be set.
- a part of the second part F12 outside the opening area S in the first functional pattern F can also be designed as a wire grid, and the second part F12 also includes a plurality of strips.
- the coated flat layer material can be more uniformly dispersed, which further prevents the flat layer material from being concentrated on the block pattern with a larger area, and further improves the flatness of the flat layer 107.
- the above-mentioned embodiments of the present disclosure provide some methods for improving the flatness of the flat layer 107 according to the coating mechanism of the flat layer 107 and the characteristics of the functional pattern F included in the functional layer 10, one of which is By providing at least one supplementary pattern R in the gap area K of the plurality of functional patterns F, the uniformity of all patterns included in the functional layer 10 is improved, and the flatness of the flat layer 107 is improved.
- Another method is to design the first part F11 of the functional pattern F with a larger area, which is located in the opening area S, into a plurality of strip-shaped sub-patterns F111 to prevent the flat layer material from being too concentrated on the large-area block pattern.
- the flatness of the flat layer 107 is improved.
- the above several embodiments can be combined.
- the functional layer 10 includes a plurality of functional patterns F and a plurality of supplementary patterns R, and at least one of the plurality of functional patterns F is a first functional pattern F1, and the supplementary pattern R It is located in the gap area between the plurality of functional patterns F, and the supplementary pattern R is located in the opening area S and in the area other than the opening area S.
- the first portion F11 of the first functional pattern F1 includes a plurality of strip-shaped sub-patterns F111, and one end of the plurality of strip-shaped sub-patterns F111 is all connected to the second portion F12.
- the arrangement of the plurality of functional patterns F and the at least one supplementary pattern R at substantially equal intervals includes: along the first direction X or the second direction Y, between adjacent functional patterns F and supplementary patterns R The interval between two adjacent supplementary patterns R, and the interval between two adjacent strip-shaped sub-patterns F111, are approximately the same.
- the sparsity distribution of the multiple supplementary patterns R and the multiple functional patterns F in the entire functional layer 10 is more uniform, and there is no functional pattern F with a large block structure in the functional layer 10, which can better guarantee The flatness of the surface of the subsequently produced flat layer 107.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Abstract
Description
Claims (18)
- 一种阵列基板,包括多个开口区域,所述阵列基板还包括:衬底;设置于所述衬底一侧的至少一层功能层,所述功能层包括:多个功能图案,所述多个功能图案被配置为传输电信号,所述多个功能图案之间具有间隙区域;至少一个补充图案,至少设置于至少一个开口区域内,且所述补充图案位于所述多个功能图案之间的间隙区域;所述多个功能图案和所述至少一个补充图案之间具有间隔,且所述多个功能图案和所述至少一个补充图案大致等间隔布置。
- 根据权利要求1所述的阵列基板,其中,所述至少一个补充图案还设置于除所述多个开口区域之外的区域。
- 根据权利要求1或2所述的阵列基板,其中,相邻两个功能图案之间的间隙区域内设置有一个补充图案,所述补充图案与位于其两侧的功能图案之间的间隔大致相等。
- 根据权利要求1或2所述的阵列基板,其中,相邻两个功能图案之间的间隙区域内设置有多个补充图案,且所述多个补充图案大致等间隔设置;相邻的功能图案与补充图案之间的间隔,与相邻的两个补充图案之间的间隔大致相等。
- 根据权利要求1~4中任一项所述的阵列基板,其中,所述多个功能图案和所述至少一个补充图案在沿所述衬底所在平面的第一方向和/或第二方向上大致等间隔设置;其中,所述第一方向和所述第二方向交叉。
- 根据权利要求1~5中任一项所述的阵列基板,其中,相邻的功能图案与所述补充图案之间的间隔的数值范围为4μm~10μm;在所述显示面板包括多个补充图案的情况下,相邻的两个补充图案之间的间隔的数值范围为4μm~10μm。
- 根据权利要求1~6中任一项所述的阵列基板,其中,所述多个功能图案与所述至少一个补充图案的材料相同。
- 根据权利要求1~7中任一项所述的阵列基板,其中,沿垂直于所述衬底的方向,所述多个功能图案的厚度与所述至少一个补充图案的厚度相等。
- 根据权利要求1~8任一项所述的阵列基板,其中,所述补充图案的形状为长条形、圆形、菱形中的任意一种。
- 根据权利要求9所述的阵列基板,其中,所述补充图案的数量为多个;所述多个功能图案的形状为长条形,所述补充图案的形状为长条形;所述多个功能图案和多个所述补充图案均沿第一方向延伸;沿第二方向,所述多个功能图案和多个所述补充图案大致等间隔设置;或者;所述多个功能图案和多个所述补充图案均沿第二方向延伸;沿第一方向,所述多个功能图案和多个所述补充图案大致等间隔设置。
- 根据权利要求1~10所述的阵列基板,其中,所述多个功能图案包括至少一个第一功能图案,所述第一功能图案包括:位于所述开口区域内的第一部分;所述第一部分包括多个条状子图案;位于所述开口区域之外的第二部分:所述多个条状子图案的一端均与所述第二部分连接。
- 根据权利要求11所述的阵列基板,其中,所述多个条状子图案相互平行,且等间隔设置。
- 根据权利要求9所述的阵列基板,其中,相连两个条状子图案之间的间隔的取值范围为4μm~10μm。
- 根据权利要求1~13中任一项所述的阵列基板,还包括:设置于所述衬底一侧的半导体层,所述半导体层包括多个薄膜晶体管的有源层;设置于所述半导体层远离所述衬底一侧的栅极绝缘层;设置于所述栅极绝缘层远离所述衬底一侧的栅极金属层;所述栅极金属层包括多条栅线和多个薄膜晶体管的栅极;设置于所述栅极金属层远离所述衬底一侧的层间绝缘层;设置于所述层间绝缘层远离所述衬底一侧的源漏金属层;所述源漏金属层包括多条数据线和多个薄膜晶体管的源极和漏极;其中,所述至少一层功能层包括所述有源层;所述多个功能图案包括所述多个有源图案;和/或所述至少一层功能层包括所述栅极金属层;所述多个功能图案包括所述多条栅线和所述多个薄膜晶体管的栅极;和/或所述至少一层功能层包括所述源漏金属层;所述多个功能图案包括所述多条数据线和所述多个薄膜晶体管的源极和漏极。
- 根据权利要求14所述的阵列基板,还包括:设置于所述衬底与所述半导体层之间的遮光金属层和第一绝缘层;所述 遮光金属层相对于所述第一绝缘层靠近所述衬底;所述遮光金属层包括多个遮光图案,所述每个遮光图案与一个有源图案相对应;所述至少一层功能层还包括遮光金属层;所述多个功能图案包括所述多个遮光图案。
- 一种电子设备基板,包括:如权利要求1~15中任一项所述的阵列基板;设置于所述阵列基板上的多个驱动器件,每个驱动器件包括层叠设置的第一电极、驱动层和第二电极;每个驱动器件的驱动层在衬底上的正投影在一个开口区域内。
- 根据权利要求16所述的电子设备基板,其中,所述驱动器件包括发光器件,所述驱动层包括发光层;或者,所述驱动器件包括光电转化器件,所述驱动层包括光电转换层。
- 一种电子设备,包括如权利要求16或17所述的电子设备基板。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/629,250 US20220254815A1 (en) | 2020-02-03 | 2021-02-02 | Array substrate, electronic device substrate and electronic device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010078779.4 | 2020-02-03 | ||
CN202010078779.4A CN113206124A (zh) | 2020-02-03 | 2020-02-03 | 显示面板及显示装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2021155783A1 true WO2021155783A1 (zh) | 2021-08-12 |
Family
ID=77024874
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2021/074851 WO2021155783A1 (zh) | 2020-02-03 | 2021-02-02 | 阵列基板、电子设备基板及电子设备 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20220254815A1 (zh) |
CN (1) | CN113206124A (zh) |
WO (1) | WO2021155783A1 (zh) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1869781A (zh) * | 2006-06-30 | 2006-11-29 | 广辉电子股份有限公司 | 半反射半穿透液晶显示器的阵列基板的制造方法 |
CN101271919A (zh) * | 2007-03-22 | 2008-09-24 | Lg.菲力浦Lcd株式会社 | 显示基板、有机发光二极管显示器件及其制造方法 |
CN107732031A (zh) * | 2017-09-29 | 2018-02-23 | 京东方科技集团股份有限公司 | 有机发光显示面板的制备方法及有机发光显示面板 |
US20180233703A1 (en) * | 2015-10-13 | 2018-08-16 | Samsung Display Co., Ltd. | Organic light emitting display panel and method of manufacturing the same |
CN110571239A (zh) * | 2019-08-06 | 2019-12-13 | 武汉华星光电半导体显示技术有限公司 | 柔性显示面板 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100847844B1 (ko) * | 2007-08-10 | 2008-07-23 | 주식회사 동부하이텍 | 반도체 소자의 더미 패턴 설계방법 |
CN104571720B (zh) * | 2015-02-06 | 2017-07-07 | 京东方科技集团股份有限公司 | 一种阵列基板、内嵌式触摸面板和显示装置 |
CN107818988A (zh) * | 2017-09-27 | 2018-03-20 | 武汉华星光电半导体显示技术有限公司 | 柔性显示面板及其制作方法 |
CN109244114A (zh) * | 2018-09-18 | 2019-01-18 | 京东方科技集团股份有限公司 | 一种阵列基板及其制备方法和显示面板 |
CN109801954B (zh) * | 2019-02-26 | 2021-04-09 | 京东方科技集团股份有限公司 | 阵列基板及其制造方法、显示面板及显示装置 |
-
2020
- 2020-02-03 CN CN202010078779.4A patent/CN113206124A/zh active Pending
-
2021
- 2021-02-02 WO PCT/CN2021/074851 patent/WO2021155783A1/zh active Application Filing
- 2021-02-02 US US17/629,250 patent/US20220254815A1/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1869781A (zh) * | 2006-06-30 | 2006-11-29 | 广辉电子股份有限公司 | 半反射半穿透液晶显示器的阵列基板的制造方法 |
CN101271919A (zh) * | 2007-03-22 | 2008-09-24 | Lg.菲力浦Lcd株式会社 | 显示基板、有机发光二极管显示器件及其制造方法 |
US20180233703A1 (en) * | 2015-10-13 | 2018-08-16 | Samsung Display Co., Ltd. | Organic light emitting display panel and method of manufacturing the same |
CN107732031A (zh) * | 2017-09-29 | 2018-02-23 | 京东方科技集团股份有限公司 | 有机发光显示面板的制备方法及有机发光显示面板 |
CN110571239A (zh) * | 2019-08-06 | 2019-12-13 | 武汉华星光电半导体显示技术有限公司 | 柔性显示面板 |
Also Published As
Publication number | Publication date |
---|---|
CN113206124A (zh) | 2021-08-03 |
US20220254815A1 (en) | 2022-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20190393275A1 (en) | Display device and manufacturing method thereof | |
US20200235135A1 (en) | Display panel and fabricating method thereof | |
WO2022199062A1 (zh) | 显示装置、显示面板及其制造方法 | |
US20220037616A1 (en) | Display substrate, manufacturing method thereof and display device | |
JP2020532044A (ja) | 表示基板および表示装置 | |
CN111146215B (zh) | 一种阵列基板、其制作方法及显示装置 | |
US20210257440A1 (en) | Array substrate, display panel and display device | |
WO2021164501A1 (zh) | 显示面板及显示装置 | |
CN114038897B (zh) | 显示基板和显示装置 | |
WO2021217526A1 (zh) | 有机发光显示基板及其制作方法、有机发光显示装置 | |
WO2021077334A1 (zh) | 显示基板及其制备方法、显示装置 | |
US20210118972A1 (en) | Organic electroluminescent display substrate, method for fabricating the same, and display device | |
CN111564484A (zh) | 显示面板以其加工方法、显示装置 | |
KR102341556B1 (ko) | 어레이 기판, 표시 패널 및 표시 장치 | |
WO2021155783A1 (zh) | 阵列基板、电子设备基板及电子设备 | |
CN109713014B (zh) | 有机发光显示面板、装置和有机发光显示面板的制造方法 | |
WO2022222404A1 (zh) | 阵列基板及其制备方法、显示面板、显示装置 | |
CN216213464U (zh) | 显示基板、显示装置 | |
WO2022133795A1 (zh) | 一种有机发光显示基板和显示装置 | |
US20230345772A1 (en) | Display substrate and manufacturing method thereof, and display device | |
US20220302236A1 (en) | Array substrate and display apparatus | |
US20220302230A1 (en) | Array substrate and display apparatus | |
WO2022077173A1 (zh) | 显示面板及其制作方法和显示装置 | |
WO2021017494A1 (zh) | 一种掩模组件以及一种显示装置 | |
CN111505897B (zh) | 掩模板、柔性显示面板及其制作方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 21750972 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 21750972 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 24/03/2023) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 21750972 Country of ref document: EP Kind code of ref document: A1 |