WO2021115476A1 - Substrat, del et son procédé de fabrication - Google Patents

Substrat, del et son procédé de fabrication Download PDF

Info

Publication number
WO2021115476A1
WO2021115476A1 PCT/CN2020/136047 CN2020136047W WO2021115476A1 WO 2021115476 A1 WO2021115476 A1 WO 2021115476A1 CN 2020136047 W CN2020136047 W CN 2020136047W WO 2021115476 A1 WO2021115476 A1 WO 2021115476A1
Authority
WO
WIPO (PCT)
Prior art keywords
transfer
substrate
sacrificial layer
layer
substrate body
Prior art date
Application number
PCT/CN2020/136047
Other languages
English (en)
Chinese (zh)
Inventor
蒋振宇
闫春辉
Original Assignee
深圳第三代半导体研究院
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳第三代半导体研究院 filed Critical 深圳第三代半导体研究院
Publication of WO2021115476A1 publication Critical patent/WO2021115476A1/fr

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/02Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
    • H01L33/20Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0066Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound
    • H01L33/007Processes for devices with an active region comprising only III-V compounds with a substrate not being a III-V compound comprising nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0062Processes for devices with an active region comprising only III-V compounds
    • H01L33/0075Processes for devices with an active region comprising only III-V compounds comprising nitride compounds

Definitions

  • This application relates to the field of light-emitting diodes, in particular to a substrate, an LED and a manufacturing method thereof.
  • LEDs Light emitting diodes
  • LEDs are solid-state components that convert electrical energy into light. LEDs have the advantages of small size, high efficiency, and long life span, and are widely used in fields such as traffic indications and outdoor full-color displays. In particular, the use of high-power LEDs can realize semiconductor solid-state lighting, which has caused a revolution in the history of human lighting, and has gradually become a research hotspot in the current electronics field.
  • LEDs are generally formed on the substrate by epitaxial growth, and the chip needs to be separated and transferred from the substrate in certain specific applications, such as Micro LEDs used in the display field, and used in flashlights, flashlights and car lights Vertical structure LED chips in other fields. How to effectively realize the separation between the LED and the substrate is a problem to be solved in the industry.
  • the present application provides a substrate, an LED, and a manufacturing method thereof, which can effectively reduce the adhesion between the subsequently generated LED unit and the substrate, and reduce the difficulty of separation and transfer.
  • a technical solution adopted in the present application is to provide a substrate, which includes a substrate body, and one main surface of the substrate body is integrally formed with spaced apart arrangement and protruding from each other. Multiple transfer support structures on the main surface; the transfer sacrificial layer is stacked on the main surface of the substrate body, and the end of the transfer support structure away from the substrate body is exposed, wherein the substrate body is resistant to a specific etching solution Greater than the transfer sacrificial layer.
  • the method includes: providing a substrate main body, wherein one side of the main surface of the substrate main body is integrally formed with each other. A plurality of transfer support structures arranged at intervals; a transfer sacrificial layer is formed on the main surface of the substrate body, wherein the transfer sacrificial layer makes the end of the transfer support structure away from the substrate body exposed, and the substrate body is resistant to a specific etching solution The degree of acceptance is greater than that of the transfer sacrificial layer.
  • Another technical solution adopted in this application is to provide a method for manufacturing an LED chip.
  • the method includes: providing a substrate as described above; and forming a light-emitting epitaxial layer on the side of the transferred sacrificial layer away from the substrate body ; Pattern the light-emitting epitaxial layer to form multiple LED units; etch the transfer sacrificial layer so that the multiple LED units are separated from the transfer sacrificial layer and are supported by different transfer support structures.
  • an LED which includes a substrate body and a plurality of transfer support structures arranged at intervals integrally formed on one main surface of the substrate body ; Multiple LED units, multiple LED units are respectively supported by different transfer support structures, and maintain a certain interval with the substrate body.
  • the present application provides a transfer sacrificial layer stacked on the main surface of the substrate body, and the main surface is also integrally formed with spaced apart and protruding from the main surface.
  • the end of the transfer support structure away from the substrate body is exposed to the transfer sacrificial layer, and the tolerance of the substrate body to a specific etching solution is greater than that of the transfer sacrificial layer.
  • the sacrificial layer is etched and transferred by a specific etchant, and the substrate body of the integrated structure and the transfer support structure are retained, so that the transfer support structure is used to suspend the LED unit relative to the substrate body.
  • the LED unit As a weakened structure in the subsequent process, it is convenient for the LED unit to be separated from the weakened structure under a relatively small external force. At the same time, since the transfer support structure is directly supported between the LED unit and the main body of the substrate, the arrangement density of the LED unit on the substrate can be increased, the area loss of the LED chip can be reduced, and the manufacturing cost of the LED can be reduced.
  • Fig. 1 is a schematic top view of the structure of a substrate according to a first embodiment of the present application
  • Fig. 2 is a first sectional structural diagram of the A-A section in Fig. 1;
  • Figure 3 is a second cross-sectional structure diagram of the A-A section in Figure 1
  • FIG. 4 is a schematic diagram of the first process of the method for manufacturing the substrate of the present application.
  • FIG. 5 is a schematic diagram of the structure corresponding to each stage of the manufacturing method of the substrate shown in FIG. 4;
  • Fig. 6 is a schematic flow chart of the manufacturing method of the LED of the present application.
  • FIG. 7 is a schematic flowchart of step S22 in FIG. 6;
  • FIG. 8 is a schematic flowchart of step S23 in FIG. 6;
  • FIG. 9 is a schematic flowchart of step S24 in FIG. 6;
  • FIG. 10 is a schematic diagram of the first structure corresponding to each step of the manufacturing method of the LED of the present application.
  • FIG. 11 is a schematic diagram of a second structure corresponding to each step of the manufacturing method of the LED of the present application.
  • Fig. 12 is a schematic diagram of the structure of the LED of the present application.
  • the substrate 100 includes: a substrate body 110, a transfer support structure 120, and a transfer sacrificial layer 130.
  • the transfer support structure 120 is disposed on the main surface 111 of one side of the substrate body 110, the transfer support structure 120 and the substrate body 110 are an integral structure, and a plurality of transfer support structures 120 are spaced apart from each other and protrude from the main surface 111.
  • a transfer sacrificial layer 130 is provided on one side of the main surface 111 of the substrate body 110, and a plurality of openings 131 spaced apart from each other are provided on the transfer sacrificial layer 130, and the arrangement of the plurality of openings 131 may be regular. , It can also be irregularly distributed.
  • a plurality of openings 131 are arranged in a honeycomb pattern on the main surface 111, that is, a certain opening 131 is selected as a reference, and the surrounding openings 131 are distributed in the center of the certain opening 131. At the vertex position of the regular hexagon.
  • the number of the transfer support structure 120 is equal to the number of the opening 131, and the transfer support structure 120 corresponds to the opening 131 one-to-one.
  • the transfer support structure 120 penetrates through the opening 131, and the end 121 of the transfer support structure 120 away from the substrate body 110 is exposed through the plurality of openings 131.
  • the transfer support structure 120 is used as a weakened structure in the subsequent process, and then after the corresponding LED unit is subsequently formed, a part of the transfer sacrificial layer 130 can be removed, so that the transfer support structure 120 for supporting the LED unit is exposed, and then used
  • the transfer support structure 120 suspends the LED unit relative to the substrate body 110 to reduce the adhesion between the LED unit and the substrate 100.
  • an etching process may be performed on the transfer sacrificial layer 130 until a part of the transfer support structure 120 is exposed.
  • the etching process can also be implemented by a dry etching process or a wet etching process.
  • the height d1 of the transfer support structure 120 is in the range of 0.1-10 micrometers, and the cross-sectional dimension r1 of the transfer support structure 120 along the parallel direction D1 of the main surface 111 is in the range of 0.1-10 micrometers.
  • materials with different tolerances to specific etchants can be selected as the material of the substrate body 110, the material of the transfer support structure 120, and the material of the transfer sacrificial layer 130, specifically, the substrate body 110 and the transfer support structure 120 of an integrated structure
  • the tolerance for a specific etchant is greater than that of the transferred sacrificial layer 130. Therefore, in the subsequent process, when the transfer sacrificial layer 130 is etched with a specific etchant, the substrate body 110 and the transfer support structure 120 for supporting the LED unit are retained.
  • the material of the substrate body 110 and the transfer support structure 120 mentioned above may include sapphire, and the material of the transfer sacrificial layer 130 may include SiO 2 , SiN or Al 2 O 3 .
  • the specific etchant can be mixed with hydrofluoric acid and ammonium fluoride in a certain ratio. Since hydrofluoric acid has a strong corrosive effect on silicon-containing substances, the specific etchant can effectively transfer SiO 2 The sacrificial layer 130 is etched.
  • the material of the substrate body is GaAs
  • the material of the transfer sacrificial layer is AlGaAs, InGaAs, or AlInGaAs
  • the specific etchant is organic acid, or organic acid/H 2 O 2 mixed solution, or NH 4 OH/H 2 O 2 mixed solution, or H 3 PO 4 /H 2 O 2 mixed solution.
  • the transfer sacrificial layer 130 has a continuous structure. Therefore, the transfer sacrificial layer 130 can be continuously etched with a specific etchant, and there is no need to add a specific etchant to the transfer sacrificial layer 130 multiple times, thereby improving the etching efficiency.
  • the specific etchant mentioned above may be an etchant for anisotropically etch-transferring the sacrificial layer 130 to etch and transfer the sacrificial layer 130 at different rates in different exposure planes.
  • a transfer sacrificial layer is laminated on the main surface of the substrate body, and the main surface is also integrally formed with a plurality of transfer support structures spaced apart from each other and protruding from the main surface.
  • the end of the transfer support structure away from the substrate main body is exposed to the transfer sacrificial layer, and the substrate main body is more resistant to a specific etching solution than the transfer sacrificial layer.
  • the sacrificial layer is etched and transferred by a specific etchant, and the substrate body of the integrated structure and the transfer support structure are retained, so that the transfer support structure is used to suspend the LED unit relative to the substrate body.
  • the LED unit As a weakened structure in the subsequent process, it is convenient for the LED unit to be separated from the weakened structure under a relatively small external force. At the same time, since the transfer support structure is directly supported between the LED unit and the main body of the substrate, the arrangement density of the LED unit on the substrate can be increased, the area loss of the LED chip can be reduced, and the manufacturing cost of the LED can be reduced.
  • each transfer support structure 120 respectively includes a support pillar 122 buried in the transfer sacrificial layer 130 and a support head 123 connected to the support pillar 122 and protruding from the transfer sacrificial layer 130. It can be understood that the transfer sacrificial layer 130 is filled between the supporting pillars 122.
  • the outer side surface of the support head 123 transitions in an arc in the direction away from the substrate body 110, and the cross-sectional dimension r2 of the support head 123 along the parallel direction D1 of the main surface 111 is in the direction away from the substrate body (the opposite direction of D2)
  • the upper part gradually becomes smaller to form a yurt form, which facilitates the separation of subsequent LED units.
  • the supporting head 123 may be designed in a cylindrical shape, a hemispherical shape, a conical shape, a truncated cone shape, or any other shape.
  • the height d2 of the support column 122 is in the range of 0.1-10 microns
  • the cross-sectional dimension r2 of the support column 122 along the parallel direction D1 of the main surface 111 is in the range of 0.1-10 microns
  • the height d3 of the support head 123 is in the range of 0.1 Within -10 microns.
  • the present application also proposes a method for manufacturing the substrate 100, which is used for manufacturing the substrate 100 in the above-mentioned embodiment.
  • the method includes the following steps:
  • S11 Provide a substrate body 110.
  • the one side main surface 111 of the substrate main body 110 will be patterned to form a plurality of transfer support structures 120 spaced apart from each other on the one side main surface 111 of the substrate main body 110.
  • the material of the integrated substrate body 110 and the transfer support structure 120 may specifically include sapphire.
  • a transfer sacrificial layer 130 is formed on the main surface 111 of one side of the substrate body 110.
  • the material of the transfer sacrificial layer 130 may specifically include SiO 2 , SiN, or Al 2 O 3 .
  • a silica sol layer can be formed on one main surface 111 of the substrate body 110, and the substrate body 110 with the silica sol layer formed on the surface can be dried to prepare SiO 2 transfer on the substrate body 110.
  • Sacrificial layer 130 or use PECVD method to deposit SiO 2 or SiN transfer sacrificial layer 130 on the main surface 111 of the substrate body 110; or use LPCVD method to deposit SiO 2 or SiN transfer sacrificial layer on the main surface 111 of the substrate body 110 130; or use magnetron sputtering to grow Al 2 O 3 transfer sacrificial layer 130 on the main surface 111 of the substrate body 110; or use ALD (Atomic Layer Deposition, atomic layer deposition) method to deposit SiO 2 or Al 2 O 3 transfer Sacrificial layer 130.
  • PECVD method to deposit SiO 2 or SiN transfer sacrificial layer 130 on the main surface 111 of the substrate body 110
  • LPCVD method to deposit SiO 2 or SiN transfer sacrificial layer on the main surface 111 of the substrate body 110 130
  • magnetron sputtering to grow Al 2 O 3 transfer sacrificial layer 130 on the main surface 111 of the substrate body 110
  • ALD Ato
  • the transfer sacrificial layer 130 may be patterned to form a plurality of openings 131 spaced apart from each other in the transfer sacrificial layer 130, the transfer support structure 120 penetrates the openings 131, and the transfer support structure 120 is far away from the liner.
  • the end 121 of the bottom body 110 is exposed through a plurality of openings 131.
  • the above-mentioned patterning process may use a suitable patterning technique to form the opening 131, for example, dry etching, wet etching or other suitable techniques.
  • a suitable patterning technique for example, dry etching, wet etching or other suitable techniques.
  • a mask is covered on the transfer sacrificial layer 130.
  • the transfer sacrificial layer 130 in the position not covered by the mask is removed by an etching technique, and a plurality of openings 131 are formed.
  • the shape of the opening 131 may be rounded square, circular or elliptical, and the opening area of the opening 131 may be equal or unequal, which is not limited herein.
  • the substrate body 110 and the transfer support structure 120 are more resistant to a specific etchant than the transfer sacrificial layer 130.
  • the transfer support structure 120 is used as a weakened structure in the subsequent process.
  • the transfer sacrificial layer 130 is etched with a specific etchant, the substrate body 110 and the transfer support structure 120 for supporting the LED unit are retained.
  • the transfer support structure 120 is used to suspend the LED unit relative to the substrate body 110 to facilitate the separation of the LED unit from the weakened structure under a relatively small external force.
  • the transfer support structure 120 is directly supported between the LED unit and the substrate main body, the arrangement density of the LED unit on the substrate can be increased, the area loss of the LED chip can be reduced, and the manufacturing cost of the LED can be reduced.
  • Step S11 further includes: patterning the main surface 111 of the substrate body 110 to form a plurality of supporting pillars 122 spaced apart from each other on the main surface 111 of the substrate body 110 and the supporting pillars. 122 connected to the support head 123.
  • the cross-sectional dimension r2 of the support head 123 along the parallel direction D1 of the main surface 111 gradually becomes smaller in the direction away from the substrate body 110 (the opposite direction of D2).
  • a mask is covered on one side of the main surface 111 of the substrate body 110, and at least part of the substrate body 110 in the position not covered by the mask is removed by controlling the etching time to form a plurality of supports spaced apart from each other.
  • the column 122 and the support head 123 connected with the support column 122.
  • step S12 the support pillar 122 is buried in the transfer sacrificial layer 130, and the support head 123 is connected to the support pillar 122 and protrudes from the transfer sacrificial layer 130.
  • the following will take the substrate 100 as an example to describe the manufacturing method of the LED of the present application.
  • the present application also proposes a method for manufacturing an LED chip, which includes:
  • the substrate 100 is the substrate 100 in the above-mentioned embodiment.
  • the substrate 100 for the specific structure, please refer to the relevant description of the substrate 100 in the above-mentioned embodiment, which will not be repeated here.
  • the light-emitting epitaxial layer 140 has a multilayer structure, and specifically includes: a first conductivity type semiconductor layer 141, a quantum well layer 142, and a second conductivity type semiconductor layer 143.
  • the MOCVD method may be used to sequentially grow the first conductive type semiconductor layer 141, the quantum well layer 142, and the second conductive type semiconductor layer 143 on the side of the transfer sacrificial layer 130 away from the substrate body 110.
  • the current diffusion layer 144 is further formed by other processes.
  • the quantum well layer 142 may be an MQWs structure, and the MQWs structure includes a plurality of stacked single-layer quantum wells (SQW).
  • the MQWs structure retains the advantages of SQW and has a larger active area that allows high optical power.
  • the first conductivity type semiconductor layer 141 and the second conductivity type semiconductor layer 143 may be a single-layer or multi-layer structure of any other suitable materials having different conductivity types.
  • an etching process is applied to pattern the light-emitting epitaxial layer 140 and the current diffusion layer 144, wherein the above-mentioned etching process may include dry etching, wet etching, or a combination thereof.
  • the LED unit may be a flip-chip light-emitting diode, a vertical light-emitting diode, or a front-mounted light-emitting diode, which is not limited here.
  • the transfer sacrificial layer 130 is etched with a specific etchant, and the sacrificial layer 130 can be transferred by etching, so that different transfer support structures 120 are exposed.
  • One end of the transfer support structure 120 is supported by the substrate body 110, and the other end is supported by the substrate body 110.
  • LED unit is etched with a specific etchant, and the sacrificial layer 130 can be transferred by etching, so that different transfer support structures 120 are exposed.
  • One end of the transfer support structure 120 is supported by the substrate body 110, and the other end is supported by the substrate body 110.
  • LED unit is etched with a specific etchant
  • the transfer support structure 120 serves as a weakened structure in the subsequent process, and the LED unit can be separated from the weakened structure under the action of external force.
  • step S22 includes the following steps:
  • S221 Form a buffer layer 150 on the side of the transfer sacrificial layer 130 away from the substrate body, wherein the buffer layer 150 covers the end 121 of the transfer support structure 120 and forms a flat surface 151 on the side away from the substrate body 110.
  • the buffer layer 150 is a composite buffer layer structure of AlN, AlGaN, GaN, or AlN/AlGaN/GaN.
  • the buffer layer 150 There are two main methods for preparing the buffer layer 150, one is prepared by the traditional MOCVD method, that is, the organic compounds of group III elements and the hydrides of group V and VI elements are used as crystal growth source materials, and the thermal decomposition reaction method is adopted.
  • the vapor phase epitaxial growth is performed on the substrate 100.
  • the deposition process can also be completed by means of physical vapor deposition, sputtering, hydrogen phase deposition, or atomic layer deposition.
  • the buffer layer 150 covers the end 121 of the transfer support structure 120 and the buffer layer 150 includes a flat surface 151 on the side away from the substrate body 110
  • the buffer layer 150 can be adjusted to reduce stress and defects at the contact surface between the transfer sacrificial layer 130 and the end 121 of the transfer support structure 120.
  • a first conductive type semiconductor layer 141 is grown on the flat surface 151.
  • the first conductive type semiconductor layer 141 is an n-type GaN layer, such as a GaN layer doped with at least one of Si, Ge, and Sn.
  • a quantum well layer 142 is grown on the first conductive type semiconductor layer 141.
  • the quantum well layer 142 can have any of the following structures: single-layer quantum well (SQW) and InGaN/GaN multilayer quantum well (MQW).
  • a second conductive type semiconductor layer 143 is grown on the quantum well layer 142.
  • the second conductive type semiconductor layer 143 is a p-type GaN layer, such as GaN doped with at least one of Mg, Zn, Be, Ca, Sr, and Ba. Floor. In this way, the light-emitting epitaxial layer 140 is completed.
  • an electron beam evaporation or magnetron sputtering method is used to grow a current diffusion layer 144 on the second conductivity type semiconductor layer 143 of the light-emitting epitaxial layer 140.
  • the current spreading layer 144 may use a transparent conductive material, such as indium tin oxide (ITO).
  • ITO indium tin oxide
  • the current diffusion layer 144 may be a metal mirror layer including silver (Ag), nickel (Ni), platinum (Pt), or other suitable metals.
  • step S23 includes:
  • S231 Pattern the current diffusion layer 144 and the light-emitting epitaxial layer 140 once to form a plurality of mesa structures 170 that are spaced apart from each other and expose a portion of the first conductivity type semiconductor layer 141.
  • an etching process is applied to remove part of the quantum well layer 142 and the second conductive type semiconductor layer 143 to form the first trench 161 and the first trench 161 on the quantum well layer 142 and the second conductive type semiconductor layer 143
  • the quantum well layer 142 and the second conductive type semiconductor layer 143 are divided into a plurality of mesa structures 170 arranged in an array at intervals, and the first conductive type semiconductor layer 141 is exposed in the region of the first trench 161.
  • the above-mentioned etching process may include dry etching, wet etching or a combination thereof.
  • a mask may be further used to form the first trench 161 through the following processes: forming a mask on the second conductivity type semiconductor layer 143, patterning the mask using a photolithography process, and using a patterned The mask serves as an etching mask to etch the light emitting epitaxial layer 140 to form the first trench 161.
  • the patterned current diffusion layer 144 may be used as a mask, and is not removed after the first trench 161 is formed by etching.
  • the current diffusion layer 144 may include multiple metal films that serve various functions.
  • the current diffusion layer 144 may include a metal film as a contact electrically connected to the p-type semiconductor layer.
  • the current spreading layer 144 may use a transparent conductive material, such as indium tin oxide (ITO).
  • ITO indium tin oxide
  • the current diffusion layer 134 may be a metal mirror layer including silver (Ag), nickel (Ni), platinum (Pt), or other suitable metals.
  • the first conductive type semiconductor layer 141 is an n-type semiconductor layer (for example, an n-type GaN layer)
  • the second conductive type semiconductor layer 143 is a p-type semiconductor layer (for example, a p-type GaN layer)
  • the corresponding first conductive type electrode 151 It is an n-type electrode
  • the corresponding second conductivity type electrode 152 is a p-type electrode.
  • the first conductivity type electrode 151 is an n-type electrode, and the first conductivity type electrode 151 It is electrically connected to the first conductive type semiconductor layer 141.
  • the first conductive type electrode 151 is electrically connected to the first conductive type semiconductor layer 141 through direct contact.
  • the Ni/Au metal is fabricated on the current diffusion layer 144 to form the second conductivity type electrode 152. Therefore, the second conductivity type electrode 152 is a p-type electrode, and the second conductivity type electrode 152 is electrically connected to the second conductivity type semiconductor layer 143.
  • S233 Perform secondary patterning on the first conductive type semiconductor layer 141 and the buffer layer 150 from the spaced area between the mesa structures 170 to form a plurality of LED units.
  • Each LED unit includes at least one mesa 170, at least one first conductivity type electrode 151, and at least one second conductivity type electrode 152.
  • an etching process is applied to remove the first conductive type semiconductor layer 141 and the buffer layer 150 between the mesa structures 170 to form the quantum well layer 142 and the second conductive type semiconductor layer 143 to define each LED unit ⁇ each second groove 162.
  • the second trench 162 may be formed through a process including a photolithography patterning process and an etching process.
  • various appropriate processes such as ALD, PECVD, sputtering or spraying, are used on the upper surface and peripheral sidewall surfaces of the reflective layer, the sidewall surface of the first trench 161, the sidewall surface of the second trench 162, and the first conductivity type.
  • the outer edge of the electrode 151 and the outer edge of the second conductivity type electrode 152 are covered with an insulating layer 190.
  • the insulating layer 190 can be made of aluminum nitride, silicon dioxide, silicon nitride, aluminum oxide, Bragg reflector DBR, silica gel, Made of either resin or acrylic.
  • the surface of the first conductive type electrode 151 away from the current diffusion layer 144 and the surface of the second conductive type electrode 152 away from the current diffusion layer 144 are at least partially uncovered with the insulating layer 190, which is an exposed surface.
  • the electron beam evaporation or magnetron sputtering process manufactures the first pad 181 and the second pad 182 that are insulated from each other.
  • the first pad 181 is electrically connected by directly contacting the first conductive type electrode 151, and the second pad 182 It is electrically connected to the second conductivity type electrode 152 through direct contact, thus completing the LED unit.
  • the substrate 100 of the present application is also suitable for manufacturing vertical structure LEDs and front-mounted structure LEDs.
  • the material of the substrate body 110 is GaAs; in the light-emitting epitaxial layer 140, the material of the first conductive type semiconductor layer 141 is AlInGaP; the material of the quantum well layer 142 is AlInGaP; the material of the second conductive type semiconductor layer 143 The material is AlInP; the material of the current diffusion layer 144 is GaP; the material of the first conductivity type electrode 151 and the second conductivity type electrode 152 is Au.
  • step S24 includes:
  • S241 Perform one etching on the transfer sacrificial layer 130 from the spaced area between the LED units to form a groove 102 extending to a certain depth inside the transfer sacrificial layer 130.
  • S242 Use a specific etchant to etch the transfer sacrificial layer 130 from the groove 102.
  • the transfer sacrificial layer 130 needs to be etched once from the spaced area between the LED units.
  • a transfer sacrificial layer is laminated on the main surface of the substrate body, and the main surface is also integrally formed with a plurality of transfer support structures spaced apart from each other and protruding from the main surface.
  • the end of the transfer support structure away from the substrate main body is exposed to the transfer sacrificial layer, and the substrate main body is more resistant to a specific etching solution than the transfer sacrificial layer.
  • the sacrificial layer is etched and transferred by a specific etchant, and the substrate body of the integrated structure and the transfer support structure are retained, so that the transfer support structure is used to suspend the LED unit relative to the substrate body.
  • the LED unit As a weakened structure in the subsequent process, it is convenient for the LED unit to be separated from the weakened structure under a relatively small external force. At the same time, since the transfer support structure is directly supported between the LED unit and the main body of the substrate, the arrangement density of the LED unit on the substrate can be increased, the area loss of the LED chip can be reduced, and the manufacturing cost of the LED can be reduced.
  • the LED 200 includes: a substrate body 110, a plurality of transfer support structures 120 integrally formed on one main surface 111 of the substrate body 110, and an LED unit 201.
  • the number of LED units 201 is multiple, and the multiple LED units 201 are respectively supported by different transfer support structures 120 and kept at a certain distance from the substrate body 110.
  • the LED units 201 are the LED units manufactured in the above embodiments. Wherein, each LED unit includes at least one mesa structure 170, at least one first conductivity type electrode 151, and at least one second conductivity type electrode 152.
  • a transfer sacrificial layer is laminated on the main surface of the substrate body, and the main surface is also integrally formed with a plurality of transfer support structures spaced apart from each other and protruding from the main surface.
  • the end of the transfer support structure away from the substrate main body is exposed to the transfer sacrificial layer, and the substrate main body is more resistant to a specific etching solution than the transfer sacrificial layer.
  • the sacrificial layer is etched and transferred by a specific etchant, and the substrate body of the integrated structure and the transfer support structure are retained, so that the transfer support structure is used to suspend the LED unit relative to the substrate body.
  • the LED unit As a weakened structure in the subsequent process, it is convenient for the LED unit to be separated from the weakened structure under a relatively small external force. At the same time, since the transfer support structure is directly supported between the LED unit and the main body of the substrate, the arrangement density of the LED unit on the substrate can be increased, the area loss of the LED chip can be reduced, and the manufacturing cost of the LED can be reduced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Led Device Packages (AREA)
  • Led Devices (AREA)

Abstract

L'invention concerne un substrat (100), une DEL et son procédé de fabrication. Le substrat (100) comprend : un corps de substrat (110), une pluralité de structures de support de transfert (120) qui sont disposées de manière espacée les unes des autres et font saillie hors d'une surface principale (111) sur un côté du corps de substrat (110) sont formées d'un seul tenant sur la surface principale (111) ; et une couche sacrificielle de transfert (130) qui est disposée sur la surface principale (111) du corps de substrat (110) de manière empilée et expose les extrémités des structures de support de transfert (120) à l'opposé du corps de substrat (110). La tolérance du corps de substrat (110) à un liquide de gravure spécifique est supérieure à celle de la couche sacrificielle de transfert (130). Par l'intermédiaire de la manière mentionnée ci-dessus, le substrat fourni (100) peut graver la couche sacrificielle de transfert (130) après que les unités de DEL sont générées ultérieurement, et par conséquent les structures de support de transfert (120) sont utilisées pour supporter les unités de DEL d'une manière suspendue par rapport au corps de substrat (110), de telle sorte que la force adhésive entre les unités de DEL et le substrat (100) est réduite et la difficulté de séparation et de transfert est réduite. De plus, la manière mentionnée ci-dessus peut améliorer la densité d'agencement des unités de DEL sur le substrat (100), réduire la perte de la zone d'une puce de DEL et réduire le coût de fabrication des DEL.
PCT/CN2020/136047 2019-12-13 2020-12-14 Substrat, del et son procédé de fabrication WO2021115476A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201911286172.9 2019-12-13
CN201911286172.9A CN111063773B (zh) 2019-12-13 2019-12-13 衬底、led及其制造方法

Publications (1)

Publication Number Publication Date
WO2021115476A1 true WO2021115476A1 (fr) 2021-06-17

Family

ID=70301596

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2020/136047 WO2021115476A1 (fr) 2019-12-13 2020-12-14 Substrat, del et son procédé de fabrication

Country Status (2)

Country Link
CN (1) CN111063773B (fr)
WO (1) WO2021115476A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111063773B (zh) * 2019-12-13 2021-08-27 深圳第三代半导体研究院 衬底、led及其制造方法
CN112967984B (zh) * 2020-09-24 2022-03-25 重庆康佳光电技术研究院有限公司 微芯片的巨量转移方法及显示背板
CN114141911B (zh) * 2021-11-10 2023-05-16 重庆康佳光电技术研究院有限公司 外延结构及其制作方法、发光器件

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101840972A (zh) * 2009-03-19 2010-09-22 先进开发光电股份有限公司 倒装芯片式半导体光电元件的结构及其制造方法
US20110159624A1 (en) * 2009-12-31 2011-06-30 Yi-Ming Chen Method of forming light-emitting diode
US20110227213A1 (en) * 2010-03-17 2011-09-22 National Chung-Hsing University Method for fabricating semiconductor devices and a semiconductor device made therefrom
CN105103310A (zh) * 2013-04-05 2015-11-25 首尔伟傲世有限公司 与生长衬底分离的紫外线发光装置及其制造方法
US9514926B2 (en) * 2013-04-29 2016-12-06 Seoul Viosys Co., Ltd. Substrate recycling method
CN111063773A (zh) * 2019-12-13 2020-04-24 深圳第三代半导体研究院 衬底、led及其制造方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101840972A (zh) * 2009-03-19 2010-09-22 先进开发光电股份有限公司 倒装芯片式半导体光电元件的结构及其制造方法
US20110159624A1 (en) * 2009-12-31 2011-06-30 Yi-Ming Chen Method of forming light-emitting diode
US20110227213A1 (en) * 2010-03-17 2011-09-22 National Chung-Hsing University Method for fabricating semiconductor devices and a semiconductor device made therefrom
CN105103310A (zh) * 2013-04-05 2015-11-25 首尔伟傲世有限公司 与生长衬底分离的紫外线发光装置及其制造方法
US9514926B2 (en) * 2013-04-29 2016-12-06 Seoul Viosys Co., Ltd. Substrate recycling method
CN111063773A (zh) * 2019-12-13 2020-04-24 深圳第三代半导体研究院 衬底、led及其制造方法

Also Published As

Publication number Publication date
CN111063773B (zh) 2021-08-27
CN111063773A (zh) 2020-04-24

Similar Documents

Publication Publication Date Title
WO2021115476A1 (fr) Substrat, del et son procédé de fabrication
WO2021115473A1 (fr) Substrat et son procédé de fabrication, et del et son procédé de fabrication
EP2897181B1 (fr) Procédé de fabrication de dispositif électroluminescent
US9070827B2 (en) Optoelectronic device and method for manufacturing the same
JP2011216882A (ja) 高効率発光ダイオード及びその製造方法
JP2012114407A (ja) 垂直型発光素子の製造方法およびその発光素子用の基板モジュール
CN112018223B (zh) 粘合层转印的薄膜倒装结构Micro-LED芯片及其制备方法
KR102212557B1 (ko) 나노구조 반도체 발광소자
CN110676355B (zh) 发光元件的制作方法
EP2560216B1 (fr) Diode électroluminescente, procédé de fabrication associé, et dispositif photo-émetteur
KR20140068474A (ko) 기판 분리 방법 및 이를 이용한 발광 다이오드 칩 제조 방법
CN110931608B (zh) 衬底、led及其制造方法
WO2012045222A1 (fr) Dispositif émettant de la lumière et son procédé de fabrication
CN101980391A (zh) 发光二极管及其制造方法
WO2012040978A1 (fr) Dispositif électroluminescent et son procédé de fabrication
CN102130249B (zh) 超亮度发光二极管及其制作方法
CN102136532B (zh) 发光二极管及其制造方法
WO2012062017A1 (fr) Diode électroluminescente (del), procédé de fabrication associé, et dispositif luminescent
KR20120001434A (ko) 발광 다이오드 및 그것을 제조하는 방법
CN102420281B (zh) 光电元件及其制造方法
JP2019212834A (ja) 発光素子及びその製造方法
JP2012094752A (ja) 光電素子及びその製造方法
CN220796782U (zh) 一种Micro LED显示芯片
WO2023103009A1 (fr) Puce à del et son procédé de fabrication, et dispositif d'affichage à del
KR101078063B1 (ko) 고효율 발광 다이오드

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20897726

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 23.11.2022)

122 Ep: pct application non-entry in european phase

Ref document number: 20897726

Country of ref document: EP

Kind code of ref document: A1