WO2021115288A1

WO2021115288A1 - Asic chip wafer testing method and device, and computer storage medium

Info

Publication number: WO2021115288A1
Application number: PCT/CN2020/134664
Authority: WO
Inventors: 宋友奎; 陈建超; 卞洛珍; 刘栋星
Original assignee: 青岛歌尔微电子研究院有限公司
Priority date: 2019-12-09
Filing date: 2020-12-08
Publication date: 2021-06-17
Also published as: CN110888042B; CN110888042A

Abstract

An ASIC chip wafer testing method, an ASIC chip wafer testing device, and a computer storage medium, the ASIC chip wafer testing method being used by a testing device, and the testing device forming a communication connection with a test board. The testing method comprises the following steps: upon receiving a chip test request, a test amount corresponding to the chip test request is obtained, and said test amount of ASIC chips are connected onto the test board (S10); on/off test signals are sent to the ASIC chips by means of the initialized test board, and on/off test data between the ASIC chips and the test board is obtained (S20); if the on/off test data is normal, performance test signals are sent to the ASIC chips by means of the test board, and performance test data for the ASIC chips is obtained (S30); the performance test data is analyzed, and test results for the ASIC chips are obtained (S40).

Description

ASIC chip wafer testing method, equipment and computer storage medium

This application claims the priority of the Chinese patent application filed on December 9, 2019 with the application number 201911255409.7, the entire content of which is incorporated into this application by reference.

Technical field

This application relates to the field of electronic technology, in particular to ASIC chip wafer testing methods, equipment and computer storage media.

Background technique

ASIC (Application Specific Integrated Circuit, integrated circuit) chips refer to integrated circuit chips designed and manufactured in response to specific user requirements and specific electronic system needs.

The characteristic of ASIC chip is to face the needs of specific users. After the ASIC chip is designed and formed, it is necessary to determine whether the ASIC chip is the same as the one designed on FPGA (Field-Programmable Gate Array). Testing, the current testing equipment determines the test signal according to the ASIC chip information and sends the test signal to the ASIC chip for ASIC chip wafer testing. This test method is only suitable for testing a small number of ASIC chips. If you need to test a batch of ASIC chips, only a small number of ASIC chips can be tested. Repeated testing results in low efficiency of batch ASIC chip testing.

Technical solutions

The main purpose of this application is to provide a testing method, equipment and computer storage medium for ASIC chip wafers, aiming to solve the current technical problem of low batch ASIC chip testing efficiency.

In order to achieve the above objective, the present application provides a testing method for ASIC chip wafers. The testing method for ASIC chip wafers is applied to a test device, and the test device is in communication connection with a test board;

The test method of the ASIC chip wafer includes the following steps:

When a chip test request is received, obtain the test quantity corresponding to the chip test request, and connect the tested quantity of ASIC chips to the test board;

Sending a continuity test signal to the ASIC chip through the initialized test board to obtain continuity test data between the ASIC chip and the test board;

If the continuity test data is normal, sending a performance test signal to the ASIC chip through the test board to obtain the performance test data of the ASIC chip;

The performance test data is analyzed to obtain the test result of the ASIC chip.

In an embodiment, after the step of obtaining the test quantity corresponding to the chip test request when the chip test request is received, and connecting the tested quantity of ASIC chips to the test board, the method includes:

Restore the signal control board and the relay control board in the test board to default values to initialize the test board;

When the initialization of the test board is completed, configure a test signal for the data channel associated with the signal control board, where the test signal includes a continuity test signal and a performance test signal;

When the configuration of the test signal in the data channel is completed, a preset voltage is added to the operational amplifier communicatively connected with the test board to perform an ASIC chip wafer test.

In an embodiment, the step of sending a continuity test signal to the ASIC chip by the test board after initialization to obtain the continuity test data between the ASIC chip and the test board includes the following Any one or more:

The ASIC chip is powered on through the working voltage interface VDD in the test board after initialization, the output interface OUT and the working voltage interface VDD in the test board are set to 0V, and the external connection in the test board is set to 0V. The voltage interface VMIC is closed, and the first on-off test data is obtained; and/or,

The ASIC chip is powered on through the output interface OUT in the test board after initialization, the output interface OUT and the working voltage interface VDD in the test board are set to 0V, and the external voltage in the test board is set to 0V. The interface VMIC is closed, and the second on-off test data is obtained.

In an embodiment, after the step of sending a continuity test signal to the ASIC chip by the test board after initialization, and obtaining the continuity test data between the ASIC chip and the test board, the method includes :

Judging whether the on-off test data is within a preset interval;

If the continuity test data is not within the preset interval, it is determined that the continuity test data is abnormal, and the position of the ASIC chip is adjusted to reconnect the adjusted ASIC chip to the test board to Carry out the second continuity test;

If the on-off data is within the preset interval, it is determined that the on-off test data is normal.

In one embodiment, if the continuity test data is normal, the step of sending a performance test signal to the ASIC chip through the test board to obtain the performance test data of the ASIC chip includes:

If the continuity test data is normal, sending a first performance test signal to the ASIC chip through the test board to obtain basic performance test data of the ASIC chip;

When the basic performance test is completed, a second performance test signal is sent to the ASIC chip through the test board to obtain work performance test data of the ASIC chip, where the work performance test data includes: gain data And/or distorted data;

When the work performance test is completed, a third performance test signal is sent to the ASIC chip through the test board to obtain the anti-interference performance test data of the ASIC chip.

In an embodiment, the step of analyzing the performance test data to obtain the test result of the ASIC chip includes:

Judging whether the basic performance test data in the performance test data is within a preset first data interval;

If the basic performance test data is within the preset first data interval, determining whether the work performance test data in the performance test data is within the preset second data interval;

If the work performance test data is within the preset second data interval, determining whether the anti-interference performance test data in the performance test data is within the preset third data interval;

If the anti-interference performance test data is within the preset third data interval, the test result of the ASIC chip test passing is output.

In an embodiment, if the work performance test data is within the preset first data interval, it is determined whether the anti-interference performance test data in the performance test data is within the preset third data interval. After the steps, include:

If the work performance test data is not within the preset second data interval, adjusting the second performance test signal;

Send the adjusted second performance test signal to the ASIC chip through the test board, obtain new work performance test data of the ASIC chip, and determine whether the new work performance test data is within a preset second data interval , Until the new work performance test data is within the preset second data interval, or when the number of tests exceeds the preset number of times, a prompt message indicating that the test fails is output.

In an embodiment, after the step of analyzing the performance test data to obtain the test result of the ASIC chip, the method includes:

If the test result is that the test fails, the preset marking device is invoked, and the abnormal ASIC chip is marked by the preset marking device.

In addition, in order to achieve the above purpose, the present application also provides a testing device for ASIC chip wafers;

The testing equipment for the ASIC chip wafer includes: a memory, a processor, and a computer program stored on the memory and running on the processor, wherein:

When the computer program is executed by the processor, the steps of the method for testing the ASIC chip wafer as described above are realized.

In addition, in order to achieve the above-mentioned purpose, this application also provides a computer storage medium;

A computer program is stored on the computer storage medium, and when the computer program is executed by a processor, the steps of the above-mentioned ASIC chip wafer test method are realized.

An ASIC chip wafer testing method, equipment, and computer storage medium are proposed in the embodiments of the application. In the embodiments of the application, the test board is improved so that the test board can be connected to multiple ASIC chips, and the test device sends test signals to The test board sends test signals to the ASIC chip through the test board to test multiple ASIC chips at the same time. In this embodiment, multiple ASIC chips are tested at the same time, which reduces the test time of batch ASIC chips and improves the batch ASIC. The test efficiency of the chip increases the productivity per unit time of ASIC chip wafer test. At the same time, because multiple ASIC chips are tested on one test board, the number of test equipment is reduced, thereby reducing the test land and test labor costs. .

Description of the drawings

FIG. 1 is a schematic diagram of a device structure of a hardware operating environment involved in a solution of an embodiment of the present application;

2 is a schematic flowchart of a first embodiment of a test method for ASIC chip wafers according to this application;

3 is a schematic diagram of a test template in the first embodiment of the ASIC chip wafer test method in FIG. 2;

FIG. 4 is a schematic flowchart of a second embodiment of a test method for an ASIC chip wafer according to this application.

The realization, functional characteristics, and advantages of the purpose of this application will be further described in conjunction with the embodiments and with reference to the accompanying drawings.

Embodiments of the present invention

It should be understood that the specific embodiments described here are only used to explain the present application, and are not used to limit the present application.

As shown in FIG. 1, FIG. 1 is a test equipment (also called a terminal) of an ASIC chip wafer in the hardware operating environment involved in the embodiment of the application. The test equipment of the ASIC chip wafer can be a separate ASIC chip wafer. The structure of the test device can also be formed by combining other devices and the test device of the ASIC chip wafer).

The terminal in the embodiments of this application can be a fixed terminal or a mobile terminal, such as smart air conditioners with networking functions, smart lights, smart power supplies, smart speakers, autonomous vehicles, PC (personal computer) personal computers, smart phones, and tablet computers , E-book readers, portable computers, etc.

As shown in FIG. 1, the terminal may include: a processor 1001, for example, a central processing unit (CPU), a network interface 1004, a user interface 1003, a memory 1005, and a communication bus 1002. Among them, the communication bus 1002 is used to implement connection and communication between these components. The user interface 1003 may include a display screen (Display) and an input unit such as a keyboard (Keyboard), and the optional user interface 1003 may also include a standard wired interface and a wireless interface. The network interface 1004 may optionally include a standard wired interface and a wireless interface (such as WIreless-FIdelity, WIFI interface). The memory 1005 can be a high-speed RAM memory or a stable memory (non-volatile memory), for example, disk storage. Optionally, the memory 1005 may also be a storage device independent of the aforementioned processor 1001.

Those skilled in the art can understand that the terminal structure shown in FIG. 1 does not constitute a limitation on the terminal, and may include more or less components than shown in the figure, or combine some components, or arrange different components.

As shown in Figure 1, the computer software product is stored in a storage medium (storage medium: also called computer storage medium, computer medium, readable medium, readable storage medium, computer readable storage medium, or directly called medium, etc., storage medium It can be a non-volatile readable storage medium, such as RAM, magnetic disk, optical disk, and includes several instructions to make a terminal device (which can be a mobile phone, a computer, a server, an air conditioner, or a network device, etc.) execute this application In the method described in each embodiment, the memory 1005 as a computer storage medium may include an operating system, a network communication module, a user interface module, and a computer program.

In the terminal shown in FIG. 1, the network interface 1004 is mainly used to connect to the back-end server and communicate with the back-end server; the user interface 1003 is mainly used to connect to the client (user side) and communicate with the client; and the processor 1001 can be used to call a computer program stored in the memory 1005 and execute the steps in the ASIC chip wafer testing method provided in the following embodiments of the present application.

Based on the above hardware structure, an embodiment of the test method of the ASIC chip wafer of the present application is proposed.

2, in the first embodiment of the test method of an ASIC chip wafer of the present application, the test method of the ASIC chip wafer includes:

In step S10, when a chip test request is received, the test quantity corresponding to the chip test request is obtained, and the ASIC chip of the test quantity is connected to the test board.

The test method of the ASIC chip wafer in this embodiment is applied to the test equipment. The test equipment receives the chip test request. The triggering method of the chip test request is not specifically limited, that is, the chip test request can be triggered by the user, for example, the test device A virtual test button is set on the display screen of the, and the user clicks the virtual test button to actively trigger the chip test request; in addition, the chip test request can also be automatically triggered by the test device. For example, the trigger condition of the preset chip test request in the test device is: When the ASIC chip is detected in the production, the test equipment automatically triggers the chip test request when the ASIC chip is detected.

When the test device receives the chip test request, the test device obtains the test quantity corresponding to the chip test request, the test device controls the position of the mobile ASIC chip, and connects the tested number of ASIC chips to the test board; the test board in this embodiment For the modified test board, the test board includes a preset number of test units (the preset number refers to the maximum number of single tests set in advance, for example, the preset number is 16). Refer to Figure 3, which is a test unit. The test unit includes the test signal input interface INPM, the external voltage interface VMIC, the ground terminal interface VSS, the output interface OUT and the working voltage interface VDD. The test equipment uses the test board to test the ASIC chip, specifically:

In step S20, the continuity test signal is sent to the ASIC chip through the initialized test board, and the continuity test data between the ASIC chip and the test board is obtained.

The test equipment passes the initialized test board and will turn on and off the test signal (the on-off test signal refers to the signal used to test the connection state of the ASIC chip and the test board, and the on-off test signal is the signal to power on the ASIC chip, for example, on-off The test signal is sent to the ASIC chip through the working voltage interface VDD in the test board to power up the ASIC chip (100uA) to obtain the continuity test data between the ASIC chip and the test board. Specifically, it includes:

Step a1, power on the ASIC chip through the working voltage interface VDD in the test board after initialization, set the output interface OUT and working voltage interface VDD in the test board to 0V, and set the test board The external voltage interface VMIC in the device is closed, and the first on-off test data is obtained; and/or,

Step a2, the ASIC chip is powered on through the output interface OUT in the test board after initialization, the output interface OUT and the working voltage interface VDD in the test board are set to 0V, and the test board is The external voltage interface VMIC is closed, and the second on-off test data is obtained.

That is, the test device powers on the ASIC chip through the working voltage interface VDD in the initialized test board. The test device turns the output interface OUT and the working voltage interface VDD in the test board to 0V, and connects the external voltage interface VMIC in the test board. Close to obtain the first continuity test data; and/or, the test device powers on the ASIC chip through the output interface OUT in the initialized test board, and the test device turns the output interface OUT and the working voltage interface VDD in the test board to 0V, and turn off the external voltage interface VMIC in the test board to obtain the second on-off test data.

Take Figure 3 as an example. During the continuity test, the test equipment first pulls the pin of the output interface OUT in the test board to 0V; secondly, it provides the working voltage interface VDD in the test board with a current of -100uA (or 100uA), and then in 10ms Then measure the O/S value; then pull the VDD pin of the working voltage interface in the test board to 0V, and close the data channel corresponding to the external voltage interface VMIC; finally, the test equipment closes the data channel corresponding to the OUT pin of the output interface, and the test equipment obtains The first continuity test data; and/or, the test equipment first pulls the pin of the working voltage interface VDD in the test board to 0V, and then provides the output interface OUT in the test board with -100uA current (or 100uA current), about 10ms later Measure the OS value; the test equipment turns the OUT pin of the output interface on the test board to 0V, and closes the data channel corresponding to the OUT pin of the output interface. Finally, the test equipment closes the data channel corresponding to the external voltage interface VMIC, and the test equipment obtains the second continuity test data.

In this embodiment, the test equipment transmits the continuity test signal to the test board, and the pins of each interface in the test board are adjusted with the continuity test signal to obtain the continuity test data. The test equipment determines the test according to the continuity test data. Whether the connection between the board and the ASIC chip is normal, that is, after obtaining the continuity test data between the ASIC chip and the test board, the test equipment determines whether the continuity test data is normal, specifically, including:

Step b1, judging whether the continuity test data is within a preset interval;

Step b2, if the continuity test data is not within the preset interval, determine that the continuity test data is abnormal, and adjust the position of the ASIC chip to reconnect the adjusted ASIC chip to the test Board for the second continuity test;

In step b3, if the on-off data is within the preset interval, it is determined that the on-off test data is normal.

That is, the test equipment determines whether the continuity test data is within a preset interval (the preset interval is set according to the continuity test signal); if the continuity test data is not within the preset interval, the test equipment determines that the continuity test data is abnormal, The test equipment adjusts the position of the ASIC chip, and the test equipment reconnects the adjusted ASIC chip to the test board to perform a secondary on-off test.

If the continuity data is within the preset interval, the test equipment determines that the continuity test data is normal, and the test equipment further tests the performance of the ASIC chip wafer, specifically:

Step S30: If the continuity test data is normal, the performance test signal is sent to the ASIC chip through the test board to obtain the performance test data of the ASIC chip.

If the continuity test data is normal, the test equipment sends the performance test signal (the performance test signal refers to the test signal used to test the performance of the ASIC chip, for example, the performance test signal sends a sine wave to the ASIC chip through the test board) through the test board ASIC chip, to obtain the performance test data of the ASIC chip, specifically, including:

Step c1: If the continuity test data is normal, the first performance test signal is sent to the ASIC chip through the test board to obtain the basic performance test data of the ASIC chip.

Step c2: When the basic performance test is completed, a second performance test signal is sent to the ASIC chip through the test board to obtain work performance test data of the ASIC chip, where the work performance test data includes : Gain data and/or distortion data.

Step c3: When the work performance test is completed, a third performance test signal is sent to the ASIC chip through the test board to obtain the anti-interference performance test data of the ASIC chip.

That is, if the continuity test data is normal, the test device sends the first performance test signal to the ASIC chip through the test board (the first performance test signal refers to the signal for the basic performance test of the chip, for example, to the working voltage interface in the test board VDD provides 2V or 3V working voltage) to obtain basic performance test data of ASIC chip (basic performance test data includes chip working current IDD, voltage output, etc.).

When the basic performance test of the test equipment is completed, the test equipment sends the second performance test signal through the test board (the second performance test signal refers to the signal for testing the performance of the chip, for example, provides 2V to the working voltage interface VDD in the test board, and passes The test board outputs a 100 kHz sine wave) and sends it to the ASIC chip to obtain work performance test data of the ASIC chip. The work performance test data includes gain data and/or distortion data.

When the working performance test of the test equipment is completed, the test equipment sends the third performance test signal through the test board (the third performance test signal refers to the signal for the anti-interference performance test of the chip, for example, provides 2V to the working voltage interface VDD in the test board, and Through the test board, output a 100 kHz sine wave) and send it to the ASIC chip to obtain the anti-jamming performance test data of the ASIC chip.

For example, with reference to Figure 3, the steps of the testing device in this embodiment to perform performance testing on the chip include:

1. The basic performance test of the ASIC chip includes: the test equipment sends the first performance test signal to the ASIC chip through the VDD in the test board, and the first performance test signal is 2V when the power is on; the test equipment waits for 30ms and measures the output current Idd and the ASIC chip at the same time. The output voltage Vout is used as the basic performance test data; or the test equipment sends the first performance test signal to the ASIC chip through VDD in the test board, and the first performance test signal is power-on 3V; the test equipment waits for 30ms and simultaneously measures the ASIC chip output current Idd and The output voltage Vout is used as the basic performance test data.

2. The ASIC chip performance test includes: the test equipment sends a second performance test signal to the ASIC chip through the test board, where the second performance test signal is to disconnect the INPM from the test board to the ground, and connect the control switch to OUT. Test pin, control the switch to connect INPM to the test pin, the test board outputs a 100KHz sine wave to the ASIC chip, power off VDD and reconfigure VDD to 2V, get ASIC chip gain data and/or distortion data, as work Performance test data.

3. ASIC chip anti-jamming performance test includes: the test equipment sends the third performance test signal to the ASIC chip through the test board, where the third performance test signal is to power up the ASIC chip by 2V through the test board VDD and send 100 kHz to the ASIC chip Sine wave to obtain the anti-jamming performance test data.

Step S40: Analyze the performance test data to obtain the test result of the ASIC chip.

According to the output performance test signal, the test equipment in this embodiment determines to collect the corresponding performance test data, analyzes the performance test data, and obtains the test result of the ASIC chip, which specifically includes:

Step d1, judging whether the basic performance test data in the performance test data is within a preset first data interval;

Step d2, if the basic performance test data is within the preset first data interval, determine whether the work performance test data in the performance test data is within the preset second data interval;

Step d3, if the work performance test data is within the preset second data interval, determine whether the anti-interference performance test data in the performance test data is within the preset third data interval;

Step d4: If the anti-interference performance test data is within the preset third data interval, output the test result of the ASIC chip test passing.

That is, the test equipment determines whether the basic performance test data in the performance test data is within the preset first data interval (the preset first data interval is set according to the first performance test signal); if the basic performance test data is not in the preset first data If the basic performance test data is within the preset first data interval, the test only determines whether the work performance test data in the performance test data is within the preset second data interval (preset Suppose that the second data interval is set according to the second performance test signal); if the work performance test data is not within the preset second data interval, the test equipment marks the ASIC chip as abnormal; if the work performance test data is in the preset second data In the interval, the test equipment judges whether the anti-interference performance test data in the performance test data is within the preset third data interval (the preset third data interval is set according to the third performance test signal); Assuming that it is in the third data interval, the test equipment marks the ASIC chip as abnormal; if the anti-interference performance test data is in the preset third data interval, the test result that the ASIC chip has passed is output.

It is understandable that if the work performance test data is not within the preset second data interval, the test device adjusts the second performance test signal; the test device sends the adjusted second performance test signal to the ASIC through the test board The chip obtains new work performance test data of the ASIC chip, and determines whether the new work performance test data is within the preset second data interval, until the new work performance test data is within the preset second data interval, or the test When the number of times exceeds the preset number (the preset number can be flexibly set according to the scene, for example, set to 10 times), a prompt message indicating that the test failed is output.

In this embodiment, the test board is improved so that the test board can be connected to multiple ASIC chips. The test equipment sends test signals to the test board and the test board sends the test signals to the ASIC chip to test multiple ASIC chips at the same time. In this embodiment, multiple ASIC chips are tested at the same time, the test time of batch ASIC chips is reduced, the test efficiency of batch ASIC chips is improved, and the unit time productivity of ASIC chip wafer testing is increased. At the same time, due to one Testing multiple ASIC chips on the test board reduces the number of test equipment, thereby reducing test land and test labor costs.

Further, referring to FIG. 4, on the basis of the first embodiment of the present application, a second embodiment of the testing method of the ASIC chip wafer of the present application is proposed.

This embodiment is a step after step S10 in the first embodiment. The difference between this embodiment and the first embodiment of this application lies in:

Step S50, restoring the signal control board and the relay control board in the test board to default values to initialize the test board;

Step S60, when the initialization of the test board is completed, configure a test signal for the data channel associated with the signal control board, where the test signal includes an on-off test signal and a performance test signal.

In step S70, when the configuration of the test signal in the data channel is completed, a preset voltage is added to the operational amplifier communicatively connected with the test board to perform ASIC chip wafer test.

The test equipment restores the signal control board and the relay control board in the test board to the default values to initialize the signal control board and the relay control board in the test board. When the initialization of the test board is completed, the test device is the data channel associated with the signal control board Configure test data, where the test data includes continuity test data and performance test data. When the test signal configuration in the data channel is completed by the test equipment, the operational amplifier (refer to Figure 3, the operational amplifier is also connected to the test board) You can use the OPA logo) to add a preset voltage (the preset voltage can be set according to the number of test units in the test board, for example, the preset voltage is 15v) for ASIC chip wafer testing. In this embodiment, the test device initializes the test board before sending the test signal to the ASIC chip, so that the test result of the ASIC chip is more accurate.

Further, on the basis of the foregoing embodiments, a third embodiment of the test method for ASIC chip wafers of the present application is proposed.

This embodiment is a step after step S40 in the first embodiment. The difference between this embodiment and the foregoing embodiment lies in:

If the test result is that the test fails, the test equipment calls the preset marking device (the preset marking device refers to a device for adding colors), and the test equipment marks the abnormal ASIC chip through the preset marking device. That is, in the prior art, during the ASIC chip wafer test, the test data will be displayed on the test equipment, which requires the user to determine the abnormal equipment according to the test data. In the embodiment of the present application, when the ASIC chip is abnormal, the test data is directly displayed. Mark abnormal ASIC chips to make finding abnormal ASIC chips faster.

In addition, the embodiment of the present application also proposes a computer storage medium.

A computer program is stored on the computer storage medium, and the following steps are executed when the computer program is executed by a processor:

In an embodiment, the computer program is executed by the processor. When a chip test request is received, the test quantity corresponding to the chip test request is acquired, and the tested quantity of ASIC chips are connected to the test board. After the steps, include:

In an embodiment, the computer program is executed by the processor, and the test board that has passed the initialization sends a continuity test signal to the ASIC chip to obtain the communication between the ASIC chip and the test board. The steps to break test data include any one or more of the following:

In an embodiment, the computer program is executed by the processor, and the test board that has passed the initialization sends a continuity test signal to the ASIC chip to obtain the communication between the ASIC chip and the test board. After the steps of breaking the test data, include:

Judging whether the on-off test data is within a preset interval;

In an embodiment, the computer program is executed by the processor. If the continuity test data is normal, the performance test signal is sent to the ASIC chip through the test board to obtain the performance test of the ASIC chip. The data steps include:

When the basic performance test is completed, a second performance test signal is sent to the ASIC chip through the test board to obtain work performance test data of the ASIC chip, wherein the work performance test data includes: gain data And/or distorted data;

In an embodiment, the step of analyzing the performance test data to obtain the test result of the ASIC chip by the processor executing the computer program includes:

In an embodiment, the computer program is executed by the processor. If the work performance test data is within the preset first data interval, it is determined whether the anti-interference performance test data in the performance test data is in the After the steps in the third data interval are preset, the steps include:

In an embodiment, after the computer program is executed by the processor, the step of analyzing the performance test data and obtaining the test result of the ASIC chip includes:

Among them, the steps implemented by the computer storage medium for installing the test program can refer to the various embodiments of the ASIC chip wafer test method of the present application, which will not be repeated here.

It should be noted that in this article, relational terms such as first and second are only used to distinguish one entity/operation/object from another entity/operation/object, and do not necessarily require or imply these There is any such actual relationship or order between entities/operations/objects; the terms "include", "include" or any other variants thereof are intended to cover non-exclusive inclusion, so that the process, method, and sequence of a series of elements are included. An article or system includes not only those elements, but also other elements that are not explicitly listed, or include elements inherent to the process, method, article, or system. If there are no more restrictions, the element defined by the sentence "including a..." does not exclude the existence of other identical elements in the process, method, article, or system that includes the element.

As for the device embodiment, since it is basically similar to the method embodiment, the description is relatively simple, and for related parts, please refer to the part of the description of the method embodiment. The device embodiments described above are merely illustrative, and the units described as separate components may or may not be physically separate. Some or all of the modules can be selected according to actual needs to achieve the objectives of the solution of the present application. Those of ordinary skill in the art can understand and implement it without creative work.

The serial numbers of the foregoing embodiments of the present application are for description only, and do not represent the superiority or inferiority of the embodiments.

Through the description of the above implementation manners, those skilled in the art can clearly understand that the above-mentioned embodiment method can be implemented by means of software plus the necessary general hardware platform, of course, it can also be implemented by hardware, but in many cases the former is better.的实施方式。 Based on this understanding, the technical solution of this application essentially or the part that contributes to the existing technology can be embodied in the form of a software product, and the computer software product is stored in a storage medium (such as ROM/RAM) as described above. , Magnetic disks, optical disks), including several instructions to make a terminal device (which can be a mobile phone, a computer, a server, an air conditioner, or a network device, etc.) execute the method described in each embodiment of the present application.

The above are only the preferred embodiments of the application, and do not limit the scope of the patent for this application. Any equivalent structure or equivalent process transformation made using the content of the description and drawings of the application, or directly or indirectly applied to other related technical fields , The same reason is included in the scope of patent protection of this application.

Claims

An ASIC chip wafer testing method, wherein the ASIC chip wafer testing method is applied to a test device, and the test device is in communication connection with a test board;

The test method of the ASIC chip wafer includes the following steps:

When a chip test request is received, obtain the test quantity corresponding to the chip test request, and connect the tested quantity of ASIC chips to the test board;

Sending a continuity test signal to the ASIC chip through the initialized test board to obtain continuity test data between the ASIC chip and the test board;

If the continuity test data is normal, sending a performance test signal to the ASIC chip through the test board to obtain the performance test data of the ASIC chip;

The performance test data is analyzed to obtain the test result of the ASIC chip.
The method for testing an ASIC chip wafer according to claim 1, wherein when a chip test request is received, the test quantity corresponding to the chip test request is acquired, and the tested quantity of ASIC chips is connected to the After testing the steps on the board, include:

Restore the signal control board and the relay control board in the test board to default values to initialize the test board;

When the initialization of the test board is completed, configure a test signal for the data channel associated with the signal control board, where the test signal includes a continuity test signal and a performance test signal;

When the configuration of the test signal in the data channel is completed, a preset voltage is added to the operational amplifier communicatively connected with the test board to perform an ASIC chip wafer test.
The method for testing an ASIC chip wafer according to claim 1, wherein the test board after the initialization sends a continuity test signal to the ASIC chip to obtain the difference between the ASIC chip and the test board. The steps of inter-continuity test data include any one or more of the following:

The ASIC chip is powered on through the working voltage interface VDD in the test board after initialization, the output interface OUT and the working voltage interface VDD in the test board are set to 0V, and the external connection in the test board is set to 0V. The voltage interface VMIC is closed, and the first on-off test data is obtained; and/or,

The ASIC chip is powered on through the output interface OUT in the test board after initialization, the output interface OUT and the working voltage interface VDD in the test board are set to 0V, and the external voltage in the test board is set to 0V. The interface VMIC is closed, and the second on-off test data is obtained.
The method for testing an ASIC chip wafer according to claim 1, wherein the test board after the initialization sends a continuity test signal to the ASIC chip to obtain the difference between the ASIC chip and the test board. After the inter-continuity test data steps, include:

Judging whether the on-off test data is within a preset interval;

If the continuity test data is not within the preset interval, it is determined that the continuity test data is abnormal, and the position of the ASIC chip is adjusted to reconnect the adjusted ASIC chip to the test board to Carry out the second continuity test;

If the on-off data is within the preset interval, it is determined that the on-off test data is normal.
The method for testing an ASIC chip wafer according to claim 1, wherein if the continuity test data is normal, a performance test signal is sent to the ASIC chip through the test board to obtain the ASIC chip The steps of the performance test data include:

If the continuity test data is normal, sending a first performance test signal to the ASIC chip through the test board to obtain basic performance test data of the ASIC chip;

When the basic performance test is completed, a second performance test signal is sent to the ASIC chip through the test board to obtain work performance test data of the ASIC chip, wherein the work performance test data includes: gain data And/or distorted data;

When the work performance test is completed, a third performance test signal is sent to the ASIC chip through the test board to obtain the anti-interference performance test data of the ASIC chip.
5. The method for testing an ASIC chip wafer according to claim 1, wherein the step of analyzing the performance test data to obtain the test result of the ASIC chip comprises:

Judging whether the basic performance test data in the performance test data is within a preset first data interval;

If the basic performance test data is within the preset first data interval, determining whether the work performance test data in the performance test data is within the preset second data interval;

If the work performance test data is within the preset second data interval, determining whether the anti-interference performance test data in the performance test data is within the preset third data interval;

If the anti-interference performance test data is within the preset third data interval, the test result of the ASIC chip test passing is output.
7. The method for testing an ASIC chip wafer according to claim 6, wherein if the work performance test data is within the preset first data interval, the anti-interference performance test in the performance test data is determined Whether the data is after the step of preset third data interval includes:

If the work performance test data is not within the preset second data interval, adjusting the second performance test signal;

Send the adjusted second performance test signal to the ASIC chip through the test board, obtain new work performance test data of the ASIC chip, and determine whether the new work performance test data is within a preset second data interval , Until the new work performance test data is within the preset second data interval, or when the number of tests exceeds the preset number of times, a prompt message indicating that the test fails is output.
5. The method for testing an ASIC chip wafer according to claim 1, wherein after the step of analyzing the performance test data to obtain the test result of the ASIC chip, the method comprises:

If the test result is that the test fails, the preset marking device is invoked, and the abnormal ASIC chip is marked by the preset marking device.
An ASIC chip wafer testing equipment, wherein the ASIC chip wafer testing equipment includes a memory, a processor, and a computer program stored on the memory and running on the processor, wherein:

When the computer program is executed by the processor, the steps of the ASIC chip wafer testing method according to any one of claims 1 to 8 are realized.
A computer storage medium, wherein a computer program is stored on the computer storage medium, and when the computer program is executed by a processor, the method for testing an ASIC chip wafer according to any one of claims 1 to 8 is implemented step.