WO2020133537A1 - Circuit de traitement de croisement de domaine d'horloge - Google Patents

Circuit de traitement de croisement de domaine d'horloge Download PDF

Info

Publication number
WO2020133537A1
WO2020133537A1 PCT/CN2018/125876 CN2018125876W WO2020133537A1 WO 2020133537 A1 WO2020133537 A1 WO 2020133537A1 CN 2018125876 W CN2018125876 W CN 2018125876W WO 2020133537 A1 WO2020133537 A1 WO 2020133537A1
Authority
WO
WIPO (PCT)
Prior art keywords
clock
phase
data
input data
circuit
Prior art date
Application number
PCT/CN2018/125876
Other languages
English (en)
Chinese (zh)
Inventor
白玉晶
刘旭辉
Original Assignee
华为技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 华为技术有限公司 filed Critical 华为技术有限公司
Priority to PCT/CN2018/125876 priority Critical patent/WO2020133537A1/fr
Priority to CN201880098603.6A priority patent/CN112840571B/zh
Publication of WO2020133537A1 publication Critical patent/WO2020133537A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/181—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a numerical count result being used for locking the loop, the counter counting during fixed time intervals

Definitions

  • This application relates to the field of digital circuits, and in particular to processing circuits that cross the clock domain.
  • Serdes As an important high-speed serial link physical layer technology, is widely used in various general-purpose I/O (Input and Output) interfaces, such as Interfaces such as PCIe (Peripheral Component Interface), Ethernet (Ethernet), and SATA (Serial Advanced Technology Attachment).
  • I/O Input and Output
  • Interfaces such as PCIe (Peripheral Component Interface), Ethernet (Ethernet), and SATA (Serial Advanced Technology Attachment).
  • PCIe Peripheral Component Interface
  • Ethernet Ethernet
  • SATA Serial Advanced Technology Attachment
  • the rate of Serdes is getting higher and higher, and the medium insertion loss (Insertion Loss, IL) in the high-speed link interconnection medium also increases, so it is necessary to introduce heavy A timer (retimer) amplifies the driving capability of the signal, so that the high-speed link can tolerate greater insertion loss.
  • the retimer is used to relay the data signal transmitted on the high-speed serial link, for example, the internal clock reconstructs the signal to increase the transmission energy of the data signal.
  • the retimer can also be used to filter out link jitter. Thereby reducing the performance of data transmission.
  • the retimer 100 includes a receiving end 110, a data processing circuit 120, and a sending end 130.
  • the receiving end 110 is used to recover the received clock signal corresponding to the serial data according to the received serial data, convert the serial data into parallel data, and output the parallel data and the received clock signal to the data processing circuit 120.
  • the data processing circuit 120 includes a cross-clock domain processing circuit.
  • the cross-clock domain processing circuit buffers the parallel data through an elastic buffer according to the received clock signal and the transmitted clock signal generated by the transmitting terminal 130. And output the buffered parallel data to the sending end 130.
  • the data processing circuit 120 is also used to encode, decode, scramble, and descramble the parallel data.
  • the sending end 130 is used to convert and output the parallel data output by the data processing circuit 120 to serial data.
  • the above-mentioned elastic buffer is a buffer with a variable data buffer amount, and the data buffer amount is determined by the reception clock signal and the transmission clock signal.
  • the above received clock signal is the clock recovered from the received serial data
  • the transmitted clock signal is the clock signal generated by the transmitting terminal 130, that is, the clock signal generated according to the reference clock of the retimer 100, so the above received clock signal and transmission
  • the clock signal will have a frequency difference, and the frequency difference is not fixed. Therefore, on the one hand, the cross-clock domain processing circuit in the data processing circuit 120 needs to perform asynchronous clock domain processing on the parallel data, so that the parallel data is synchronized from the clock domain receiving the clock signal to the clock domain transmitting the clock signal, and the receiving The frequency offset (frequency offset) between the clock signal and the transmitted clock signal.
  • the data processing delay is very large, so that the time for the data to pass the retimer becomes longer, thereby reducing the overall system Data processing performance.
  • the cross-clock domain processing circuit will introduce a larger delay when processing the signal across the clock domain, thereby further reducing the data processing performance of the entire system. The impact of high-speed serial links with more sensitive delays is particularly noticeable.
  • the embodiments of the present application provide a cross-clock domain processing circuit, which can be used to solve the problem of high delay when data is processed in the cross-clock domain.
  • an embodiment of the present application provides a cross-clock domain processing circuit, configured to perform cross-clock domain processing on input data.
  • the cross-clock domain processing circuit includes a phase alignment circuit and a synchronization circuit, wherein the phase alignment circuit is used to adjust the phase of the first working clock according to the first control signal, so that the phases of the above two clocks are aligned, and the input data clock and the adjusted
  • the first working clock is output to the synchronization circuit, so that the synchronization circuit can synchronize the input data across clock domains according to the above two clocks to generate synchronized data, that is, synchronize the input data in the clock domain of the input data clock to the output data
  • the clock domain of the clock is used to adjust the phase of the first working clock according to the first control signal, so that the phases of the above two clocks are aligned, and the input data clock and the adjusted
  • the first working clock is output to the synchronization circuit, so that the synchronization circuit can synchronize the input data across clock domains according to the above two
  • the input data clock is a clock recovered from the input data
  • the frequency of the first working clock is equal to the frequency of the input data clock
  • the first working clock is the working clock of the cross-domain processing circuit, or
  • the processing circuit uses the same reference clock.
  • the first control signal is also a control signal recovered from the input data, and the first control signal includes phase change information of the input data clock.
  • the cross-clock domain processing circuit uses the control signal recovered from the input data as a reference to adjust the phase of the local clock (ie, the first working clock), the adjusted local clock can follow the phase of the input data clock in real time as a synchronization
  • the clock of the circuit saves the hardware resources occupied by the elastic buffer, makes the time for the data to pass through the processing circuit across the clock domain shorter, thereby reducing the delay in processing data across the processing circuit across the clock domain, and improving the efficiency of data transmission.
  • the phase alignment circuit includes a phase discriminator, a digital filter, and a phase interpolator, where the phase discriminator is used to discriminate the input data clock and the output data clock, and the digital filter is used to discriminate the phase And the first control signal are filtered, and the filtered result is output as the second control signal.
  • the phase interpolator is used to adjust the phase of the first operating clock according to the second control signal, so that the first operating clock and the input The data clocks are phase-aligned, and the adjusted first working clock is output as the output data clock to the synchronization circuit and the phase detector.
  • the above-mentioned process of filtering and shaking may be that the signal is superimposed and then filtered, or that the signal is first filtered and then superimposed.
  • the above-mentioned phase interpolator is further used to: generate a second intermediate clock according to the first working clock, and the phase difference between the first working clock and the second intermediate clock is a preset phase difference;
  • the second control signal adjusts the phases of the first working clock and the second intermediate clock so that the phase of the input data clock leads the phase of the first working clock and lags the phase of the second intermediate clock.
  • the phase detector is further used to phase-detect the input data clock, the output data clock (that is, the adjusted first working clock) and the second intermediate clock to determine the phase relationship of the three clocks, and output the phase detector result.
  • the phase interpolator can keep the rising edge of the input data clock always between the rising edge of the first working clock and the rising edge of the second intermediate clock to achieve the purpose of phase alignment, which can be used to synchronize the above Input data.
  • the phase interpolator when the phase interpolator adjusts the phases of the first operating clock and the second intermediate clock, the phase difference between the first operating clock and the input data clock is equal to the input data clock and the second intermediate clock 'S phase difference.
  • the adjusted first working clock generated by the phase interpolator can better align with the phase of the input data clock.
  • the above-mentioned phase interpolator is further used: when the phase of the input data clock leads the phase of the first working clock and lags the phase of the second intermediate clock, the second control signal is in the first State (for example, binary number 10) to instruct the phase interpolator to maintain the phases of the first working clock and the second intermediate clock; when the phase of the input data clock lags the phase of the first working clock and the phase of the second intermediate clock, The above-mentioned second control signal is in the second state (for example, binary number 00) to instruct the phase interpolator to adjust the phase so that the phase of the input data clock leads the phase of the first working clock and lags the phase of the second intermediate clock; when input The phase of the data clock leads the phase of the first working clock and the phase of the second intermediate clock.
  • the first State for example, binary number 10
  • the second control signal is in a third state (eg, binary number 01) to instruct the phase interpolator to adjust the phase so that the input data
  • the phase of the clock leads the phase of the first working clock and lags the phase of the second intermediate clock.
  • the first working clock and the second intermediate clock shift synchronously, so that the first working clock can follow the phase of the input data clock in real time.
  • the filtering of the first control signal and the phase discrimination result by the digital filter is high-frequency filtering, wherein the filtered first control signal includes a low-frequency jitter corresponding to the input data clock Phase change information.
  • the phase alignment circuit performs high-frequency filtering and jitter on the input data clock, the low-frequency jitter carried by the clock can be retained and accompanied by synchronous data output to downstream devices, so that the cross-clock domain processing circuit can support specific protocols or Preset functions, such as turning on and off the SRIS function.
  • the phase change information includes independent clock spreading information, independent clock non-spreading information, or homologous clock information.
  • the synchronization circuit includes a first sub-synchronization circuit and a second sub-synchronization circuit, wherein the first sub-synchronization circuit is used to synchronize the input data according to the input data clock and output the result to the second sub-synchronization circuit Synchronization circuit; the second sub-synchronization circuit synchronizes the above result according to the first working clock to obtain the above synchronization data.
  • the synchronization processing of input data is realized by two sub-synchronization circuits, which simplifies the circuit structure of the processing circuit across clock domains and saves the hardware area and power consumption.
  • the first sub-synchronous circuit and the second sub-synchronous circuit are both registers, and the two sub-synchronous circuits synchronize the input data through the input data clock and the first working clock, respectively.
  • Implementing the sub-synchronization circuit through registers greatly simplifies the circuit complexity of the processing circuit across clock domains, further saving hardware area and power consumption.
  • the cross-clock domain processing circuit further includes a first clock circuit, configured to provide the first operating clock to the phase alignment circuit.
  • the first clock circuit provides less jitter and clutter on the first working clock, which is beneficial to data synchronization across clock domains.
  • the cross-clock domain processing circuit further includes a clock recovery circuit, the clock recovery circuit is used to be driven by the working clock of the cross-clock domain processing circuit, and recovers the received input data to obtain the input data clock And the first control signal, and output the above input data, the first control signal and the input data clock.
  • the clock recovery circuit performs clock recovery on the input data, so that the recovered clock can be used again to synchronize the input data after phase adjustment and other processing, so as to realize cross-clock domain processing.
  • the input data is serial data
  • the cross-clock domain processing circuit further includes a serial-to-parallel circuit.
  • the serial-to-parallel circuit is used to perform serial-to-parallel conversion on the input data and output the serial data.
  • the converted input data (that is, parallel input data) to the above synchronization circuit.
  • the data between the two sub-synchronization circuits in the synchronization circuit is also parallel data.
  • the sending end sends input data to the cross-clock domain processing circuit, and the synchronous data is output to the receiving end, in which there are three cases: First, the sending end and the cross-clock domain processing circuit share one Reference clock, the clock used by the receiving end is independent of the above-mentioned common reference clock; second, the receiving end and the cross-clock domain processing circuit share a reference clock, the reference clock of the sending end is independent of the above-mentioned common reference clock; third, the above-mentioned sending The end, the receiver, and the cross-clock domain processing circuit share a reference clock.
  • the reference clock of the cross-clock domain processing circuit can be independent of the receiving end and the sending end, and can also share the reference clock, making its clock signal configuration more flexible.
  • an embodiment of the present application provides a retimer for relaying N input data in a transmission link.
  • the retimer includes a phase alignment circuit and N synchronization circuits (N ⁇ 1 and N is a positive integer), wherein the phase alignment circuit is used to adjust the phase of the first working clock according to the first control signal, so that the above two clock phases Align, and output the input data clock and the adjusted first working clock to N synchronization circuits, so that N synchronization circuits can synchronize N channels of input data across clock domains according to the above two clocks to generate N channels of synchronized data That is, the N input data in the clock domain of the input data clock is synchronized to the clock domain of the output data clock.
  • the frequency of the first working clock is equal to the frequency of the input data clock
  • the first working clock is the working clock of the retimer, or uses the same reference clock as the retimer
  • the above input data clock is based on the N input
  • One of the N recovered clock clocks recovered from the data for example, N recovered data clocks are recovered from the N input data through a clock recovery circuit, and one of the recovered clocks is selected as the input data clock.
  • the first control signal is also one of the N control signals recovered from the N input data, and the first control signal includes phase change information of the input data clock.
  • the retimer uses the control signal recovered from the N input data as a reference to adjust the phase of the local clock (ie, the first working clock), the adjusted local clock can follow the phase of the input data clock in real time as a synchronization
  • the clock of the circuit thus saves the hardware resources occupied by the elastic buffer, makes the time for the data to pass through the retimer shorter, thereby reducing the delay in processing data by the retimer, and improving the efficiency of data transmission.
  • the phase alignment circuit includes a phase discriminator, a digital filter, and a phase interpolator, where the phase discriminator is used to discriminate the input data clock and the output data clock, and the digital filter is used to discriminate the phase And the first control signal are filtered, and the filtered result is output as the second control signal.
  • the phase interpolator is used to adjust the phase of the first operating clock according to the second control signal, so that the first operating clock and the input The data clocks are phase-aligned, and the adjusted first working clock is output as the output data clock to N synchronization circuits and phase detectors.
  • the phase interpolator when the phase interpolator adjusts the phases of the first operating clock and the second intermediate clock, the phase difference between the first operating clock and the input data clock is equal to the input data clock and the second intermediate clock 'S phase difference.
  • the adjusted first working clock generated by the phase interpolator can better align with the phase of the input data clock.
  • the above-mentioned phase interpolator is further used to: generate a second intermediate clock according to the first working clock, and the phase difference between the first working clock and the second intermediate clock is a preset phase difference;
  • the second control signal adjusts the phases of the first working clock and the second intermediate clock so that the phase of the input data clock leads the phase of the first working clock and lags the phase of the second intermediate clock.
  • the phase detector is further used to phase-detect the input data clock, the output data clock (that is, the adjusted first working clock) and the second intermediate clock to determine the phase relationship of the three clocks, and output the phase detector result.
  • the phase interpolator can keep the rising edge of the input data clock always between the rising edge of the first working clock and the rising edge of the second intermediate clock to achieve the purpose of phase alignment, which can be used to synchronize the above Input data.
  • the above-mentioned phase interpolator is further used: when the phase of the input data clock leads the phase of the first working clock and lags the phase of the second intermediate clock, the second control signal is in the first State (for example, binary number 10) to instruct the phase interpolator to maintain the phases of the first working clock and the second intermediate clock; when the phase of the input data clock lags the phase of the first working clock and the phase of the second intermediate clock, The above-mentioned second control signal is in the second state (for example, binary number 00) to instruct the phase interpolator to adjust the phase so that the phase of the input data clock leads the phase of the first working clock and lags the phase of the second intermediate clock; when input The phase of the data clock leads the phase of the first working clock and the phase of the second intermediate clock.
  • the first State for example, binary number 10
  • the second control signal is in a third state (eg, binary number 01) to instruct the phase interpolator to adjust the phase so that the input data
  • the phase of the clock leads the phase of the first working clock and lags the phase of the second intermediate clock.
  • the first working clock and the second intermediate clock shift synchronously, so that the first working clock can follow the phase of the input data clock in real time.
  • each of the N synchronization circuits includes a first sub-synchronization circuit and a second sub-synchronization circuit, where the first sub-synchronization circuit is used to synchronize the above according to the input data clock One of the N input data, and output the result to the second sub-synchronization circuit; the second sub-synchronization circuit synchronizes the result according to the first working clock to obtain one channel of the synchronization data.
  • the synchronization processing of the input data is realized by two sub-synchronization circuits, which simplifies the circuit structure of the retimer and saves the hardware area and power consumption.
  • the first sub-synchronous circuit and the second sub-synchronous circuit are both registers, and the two sub-synchronous circuits synchronize the input data through the input data clock and the first working clock, respectively.
  • the realization of the sub-synchronous circuit through the register greatly simplifies the circuit complexity of the retimer, and further saves the hardware area and power consumption.
  • the retimer further includes a first clock circuit, configured to provide the first operating clock to the phase alignment circuit.
  • the first clock circuit provides less jitter and clutter on the first working clock, which is beneficial to data synchronization across clock domains.
  • the filtering of the first control signal and the phase discrimination result by the digital filter is high-frequency filtering, wherein the filtered first control signal includes a low-frequency jitter corresponding to the input data clock Phase change information.
  • the phase alignment circuit performs high-frequency filtering and jitter on the input data clock, the low-frequency jitter carried by the clock can be retained and accompanied by synchronized data output to downstream devices, so that the retimer can support a specific protocol or preset in the transmission link Functions, such as turning SRIS on and off.
  • the phase change information includes independent clock spreading information, independent clock non-spreading information, or homologous clock information.
  • the retimer further includes N clock recovery circuits, which are respectively driven by the first working clock of the retimer, and recover the received N input data to obtain the N recovery Data clock and N control signals, and output the above-mentioned N input data, N control signals and N recovered data clocks.
  • the clock recovery circuit performs clock recovery on the input data, so that the recovered clock can be used again to synchronize the input data after filtering and jittering, so as to realize the processing across clock domains.
  • the N input data is N serial input data
  • the retimer further includes N serial-parallel circuits, wherein the N serial-parallel circuits are used for N channels
  • the input data is subjected to serial-to-parallel conversion, and the converted result (ie, N parallel data) is output to the N synchronization circuits.
  • serial-to-parallel conversion of data high-speed serial data in the transmission link can be converted into parallel data, which improves the efficiency of data processing by the retimer and saves data processing time.
  • the retimer further includes N parallel-to-serial circuits, and the N synchronization data is N parallel data, wherein the N parallel-to-serial circuits are used to separately synchronize N channels of data Perform parallel-to-serial conversion and output the converted result.
  • the processed (synchronized) data can be converted back to a high-speed serial signal, improving the efficiency of the data processing by the retimer and saving data processing time.
  • the retimer further includes N data processing circuits and N data selectors, wherein the input terminals of the N data processing circuits are respectively coupled to the output terminals of the N clock recovery circuits, and N The output end of the data processing circuit is respectively coupled with the input ends of the N data selectors.
  • the N data processing circuits are used to decode, descramble, synchronize, scramble, and encode the received N input data, respectively.
  • the coupled data processing circuit, clock recovery circuit and data selector, the two input terminals of the data selector are respectively coupled with the output terminal of the clock recovery circuit and the output terminal of the data processing circuit, and the output terminal of the data selector is connected with the synchronization circuit Output coupling.
  • the data selector can be controlled by an additional control signal to select one of the two data signals received at the two input terminals as an output.
  • data can be directly synchronized across the clock domain through the data selector, or it can be advanced through the processing of the data processing circuit, and then synchronized across the clock domain through the data selector, so that the retimer processes input data
  • the method is more flexible, you can choose whether to pass data according to different transmission protocols, thereby improving the efficiency of relaying data.
  • the sending end sends input data to the retimer, and the synchronous data is output to the receiving end, in which there are three cases: First, the sending end and the retimer share a reference clock, and receive The clock used by the terminal is independent of the above-mentioned common reference clock; second, the receiving terminal and the retimer share a reference clock, and the reference clock of the transmitting end is independent of the above-mentioned shared reference clock; third, the transmitting end, the receiving end and the re-timer The timers share a reference clock.
  • the reference clock of the retimer can be independent of the receiving end and the sending end, and can also share the reference clock, making its clock signal configuration more flexible.
  • the retimer is a multi-channel retimer, where N ⁇ 2, and N is a positive integer.
  • N the number of synchronization circuits, clock recovery circuits and other circuits in the retimer, the retimer can process multiple input data at the same time, thereby further improving the efficiency of the retimer to relay data.
  • Figure 1 is a retimer in the prior art.
  • FIG. 2 is a retimer in the embodiment of the present application.
  • FIG. 3 is a specific retimer in the embodiment of the present application.
  • FIG. 4 is a more specific retimer in the embodiment of the present application.
  • 5(a) is a timing diagram of a phase interpolator in an embodiment of this application.
  • 5(b) is another timing diagram of the phase interpolator in the embodiment of the present application.
  • FIG. 5(c) is another timing diagram of the phase interpolator in the embodiment of the present application.
  • FIG. 6 is a synchronization circuit in an embodiment of the present application.
  • FIG. 7 is a more specific retimer in the embodiment of the present application.
  • FIG. 8 is a data processing circuit in an embodiment of the present application.
  • FIG. 9 is a multi-channel retimer in an embodiment of the present application.
  • an embodiment of the present application provides a retimer 300 as shown in FIG. 2.
  • the retimer 300 is set on the high-speed serial communication link between the first device 210 and the second device 220.
  • the communication link can use PCIe (Peripheral Component Interface, peripheral bus interface), Ethernet (Ethernet), and SATA (Serial Advanced Technology Attachment), SAS (Serial Attached SCSI), serial connection (SCSI interface), USB (Universal Serial Bus, universal serial bus) and other protocol communication links.
  • PCIe Peripheral Component Interface, peripheral bus interface), Ethernet (Ethernet), and SATA (Serial Advanced Technology Attachment), SAS (Serial Attached SCSI), serial connection (SCSI interface), USB (Universal Serial Bus, universal serial bus) and other protocol communication links.
  • the retimer 300 is used to relay the data signal, for example, to reconstruct the signal by an internal clock, so that the transmission energy of the data signal increases.
  • the retimer 300 can also be used to filter out the jitter in the above communication link.
  • the above data signal may be a data signal sent from the first device 210 to the second device 220, or may be a data signal sent by the second device 220 to the first device 210.
  • the first device and the second device may include terminal devices, such as mobile phones and tablet computers; they may also include server devices or communication base stations; or include two independent PCBs (Printed Circuit Board). Circuit.
  • the retimer 300 includes a receiving circuit 310 and a transmitting circuit 320, wherein the receiving circuit 310 includes a clock recovery circuit 312 and a serial parallel circuit 314, the clock recovery circuit 312 is used to drive the received serial data according to the drive of its reference clock ( Input data) to perform clock recovery to obtain the input data clock and the first control signal, and simultaneously output the above serial data, and the recovered input data clock and the first control signal, the reference clock may be the working clock of the receiving circuit 310,
  • the first control signal includes phase change information of the input data clock.
  • the serial-parallel conversion circuit 314 is used to convert the serial data into parallel data and output the parallel data.
  • the working clock of the receiving circuit 310 can be determined according to the reference clock of the retimer 300.
  • the clock recovery circuit 312 can recover the clock by detecting the phase of the serial data.
  • the clock recovery circuit 312 can be implemented in various ways, such as using a passive filter and a limiting amplifier, using a narrow-band regenerative divider, and using synchronization Oscillator implementation, or use a phase-locked loop, etc.
  • the sending circuit 320 is used for synchronizing the parallel data output by the receiving circuit 310 across clock domains, and converting the synchronized parallel data into serial data and outputting it to the second device 220.
  • the transmission circuit 320 includes a phase alignment circuit 330, a synchronization circuit 340, and a parallel-to-serial circuit 370.
  • the phase alignment circuit 330 is used to receive the input data clock and the first working clock, adjust the phase of the first working clock according to the first control signal, so that the adjusted phase of the first working clock is aligned with the phase of the input data clock, and The adjusted first working clock is output to the synchronization circuit 340 as an output data clock.
  • the input data clock is the clock recovered by the clock recovery circuit 312 from the input data
  • the first control signal is also the information recovered by the clock recovery circuit 312 from the input data. This information can be used as a control signal to control the phase alignment circuit 330 Adjust the phase of the first working clock.
  • the above-mentioned first working clock is a clock independent of the input data clock, and is the working clock of the transmitting circuit 320 in the retimer 300, and the frequency of the first working clock is equal to the frequency of the input data clock.
  • first working clock that is, the working clock of the sending circuit 320 and the working clock of the receiving circuit 310 (that is, the second working clock below) are independent working clocks, but the same reference clock (reference clock) may be used Or use different reference clocks.
  • the synchronization circuit 340 is configured to synchronize the parallel data generated by the clock recovery circuit 312 across clock domains according to the input data clock and the output data clock, and generate synchronized data, where the synchronized data is in the clock domain of the output data clock . Since the data in the receiving circuit 310 is in the clock domain of the input data clock and the data in the transmitting circuit 320 is in the clock domain of the output data clock, the synchronization circuit 340 synchronizes the parallel data from the clock domain of the input data clock to the output data clock Clock domain.
  • the parallel-to-serial circuit 370 is used to convert the received synchronization data into serial output data, and output the serial output data to the second device 220.
  • the jitter of the high-frequency component includes high-frequency jitter generated by the high-speed serial communication link, and high-frequency jitter generated by the clock recovery circuit 312 when recovering the clock.
  • high-frequency jitter and high-frequency filtering in the present application should be a concept well known to those skilled in the art.
  • the scope of "high frequency” in this application will be different.
  • jitters with a frequency greater than 0.5f should be considered high-frequency jitter; correspondingly, high-frequency jitter filtering is to remove jitters with a frequency greater than 0.5f.
  • the phase alignment circuit 330 can perform high-frequency filtering and jittering on a 100 MHz clock signal, and all jitters with a frequency higher than 500 KHz carried by the clock signal will be filtered out.
  • low frequency jitter is jitter with a frequency less than 0.5f.
  • jitters with a frequency greater than 0.05f should be considered high-frequency jitter, and jitters below 0.05f should be considered low-frequency jitter.
  • phase alignment in this application can be understood as that the phase difference of the rising edges of the two clock signals is a fixed value, for example, the phase difference remains -1°, 0°, or 1°; it can also be understood that the two The phase difference of the rising edge of the clock signal is kept within a certain range.
  • the first working clock is the working clock of the retimer, that is, the clock is a local clock with less jitter.
  • the retimer 300 uses the first control signal recovered from the input data to adjust the phase of the local clock, so that the adjusted local clock can follow the phase of the input data clock in real time to serve as the clock of the synchronization circuit 340.
  • the retimer When relaying data, 300 does not need to synchronize the clock domain through the elastic buffer, making the time for the data to pass through the retimer 300 shorter, thereby reducing the delay of the retimer 300 to process data, especially when the data crosses the clock domain Delay improves the efficiency of data transmission.
  • the phase alignment circuit 330 includes a phase detector (Phase Detector, PD) 332, a digital filter (Digital) Filter 334, and a phase interpolator (Phase Interpolator, PI) 336.
  • the phase discriminator 332 is used to discriminate the output data clock and the input data clock, that is, discriminate the phase relationship between the two clocks, and output the phase discrimination result.
  • the digital filter 334 is used to filter and shake the phase discrimination result and the first control signal, and output the filtered result to the phase interpolator 336 as the second control signal.
  • the digital filter 334 may first superimpose the phase discrimination result and the first control signal, perform filtering and dithering, and output it as a second control signal; or it may first filter and dither the phase discrimination result and the first control signal, Then superimpose and output as the second control signal.
  • the digital filter 334 does not respond to high-frequency jitter, but only responds to low-frequency jitter, that is, filters out only high-frequency jitter, while retaining low-frequency jitter, which can carry the frequency of the input data clock or Phase change information.
  • the phase interpolator 336 is used to adjust the phase of the first working clock according to the second control signal, so that the first working clock and the input data clock are phase aligned, and output the adjusted first working clock as the output data clock to the synchronization Circuit 340 and phase detector 332.
  • the phase interpolator 336 first generates a second intermediate clock according to the phase of the first working clock, and the phase difference between the second intermediate clock and the first working clock is a preset fixed phase difference;
  • the above-mentioned output data clock, second intermediate clock and input data clock perform phase discrimination to determine the phase relationship between the three clock signals, and output the result of phase discrimination, and the digital filter 334 filters the phase discrimination result.
  • the first control signal is filtered, and the above two filtered results are superimposed, and the superimposed signal is output as the second control signal to the phase interpolator 336, and the filtering is to filter out jitter in the signal;
  • the phase interpolator 336 Adjust the phases of the first working clock and the second intermediate clock according to the second control signal so that the phase of the input data clock leads the phase of the first working clock and lags the phase of the second intermediate clock, and adjust The first working clock after that is output as the output data clock to the synchronization circuit 340 and the phase detector 332.
  • the first control signal is the control signal recovered by the clock recovery circuit 312. Specifically, the clock recovery circuit 312 recovers the above-mentioned first control signal while clock-recovering the input data, the first control signal includes phase change information corresponding to the jitter contained in the above-mentioned input data clock, that is, That is to say, the first control signal can indicate the phase change of the input data clock.
  • the first control signal includes low-frequency jitter information of the input data clock.
  • the low-frequency jitter is also called low-frequency offset (wander), which is usually spread-spectrum clock (Spread Spectrum Clock) information.
  • non-homologous clock (Separated Clock) information such as independent clock spread spectrum information, it can also be independent clock non-spread spectrum information; the above-mentioned low frequency jitter can also be homogenous clock (Common) Reference Clock information; at the same time
  • a control signal also includes high-frequency jitter information of the input data clock, which usually comes from high-frequency noise (or high-frequency jitter) generated by the clock recovery circuit 312 and generated by the link. Therefore, the digital filter 334 is also used to perform high-frequency filtering and dithering on the first control signal and the phase discrimination result to filter out high-frequency noise, and retain phase change information corresponding to the low-frequency jitter of the input data clock.
  • the retimer 300 further includes a second clock circuit 318 and a first clock circuit 335, wherein the second clock circuit 318 is used to generate a second working clock according to the reference clock and output the second working clock To the clock recovery circuit 312, so that the clock recovery circuit 312 recovers the clock signal from the input data; the first clock circuit 335 is used to generate a first working clock according to the reference clock, and output the first working clock to the phase alignment circuit 330, To generate the output data clock.
  • the first working clock is the working clock generated by the first clock circuit 335 in the sending circuit 320, and the frequency of the first working clock generated by the first clock circuit 335 is equal to the frequency of the input data clock.
  • the second clock circuit 318 and the first clock circuit 335 in this embodiment are independent clock circuits, and the above two clock circuits may be phase locked loops (Phase Locked Loop, PLL), etc.
  • the second clock circuit 318 and the first clock circuit 335 may use the same clock source as the reference clock, or two independent clock sources as the reference clock.
  • the clock signal is usually a rectangular pulse with the same pulse width, its spectrum component contains higher harmonics, and the clock signal and these higher harmonics together produce electromagnetic interference in a certain circuit or between different circuits.
  • a method of spreading the clock may be used, that is, a preset modulation waveform (for example, a lower frequency) is used to frequency modulate the above-mentioned clock signal within a certain frequency range, so that the base of the clock signal The peak energy contained in the frequency and harmonics is reduced.
  • the above-mentioned input data clock may be a clock carrying the SSC information of the spread spectrum clock.
  • SSC information appears as a clock signal producing a spectrum with sideband harmonics.
  • the digital filter 334 can retain complete low-frequency jitter, so that certain clock information contained in the first intermediate clock or certain clocks included in the input data clock can be retained Information, such as SSC information.
  • the digital filter 334 filters out high-frequency jitter from the link and clock recovery circuit 312 and the like. Therefore, when the SRIS function (Separate-Reference-Independent SSC) of the high-speed serial link is enabled, both the input data clock and the output data clock in the retimer 300 can retain the clock signal. SSC information, while filtering out high frequency jitter.
  • phase interpolator 336 Since the input data clock contains low frequency jitter, the phase of the rising edge of the input data clock is usually not fixed, but drifts back and forth. As shown in Figure 5, the input data clock drifts within a certain clock offset range.
  • the specific function of the phase interpolator 336 is explained by the timing chart shown in FIG. First, the phase interpolator 336 is used to receive the first working clock, take the phase of the first working clock as a reference, and generate a second intermediate clock according to a preset phase difference and a second control signal, the first working clock and the second The second phase difference of the intermediate clock is a preset fixed value, and the second phase difference is the alignment window in the figure.
  • the above phase difference can also be understood as the phase difference between two rising edges adjacent to the first working clock and the second intermediate clock.
  • the phase detector 332 performs phase detection on the first working clock, the second intermediate clock, and the input data clock to determine the phase relationship between the three clocks.
  • the phase detector 332 may use the rising edge of the input data clock to sample the first working clock and the second intermediate clock, that is, the phase detector, to determine the phase relationship between the above three clocks. If the sample value is 2'b10 (two binary digits, the low bit 0 indicates that the sample value of the second intermediate clock is 0, and the high bit 1 indicates that the sample value of the first working clock is 1), that is, when the input data clock is on the rising edge , The first working clock is high level (1), and the second intermediate clock is low level (0), which means that the sampling value of 2'b10 corresponds to the input data clock in the above alignment window, input The phase of the data clock leads the phase of the first working clock and lags the phase of the second intermediate clock.
  • the phase discriminator 332 filters and dithers the sampling result through the digital filter 334, and then outputs it as the second control signal to the phase interpolator 336, so the phase interpolator 336 can determine whether the input data clock is aligned according to the second control signal
  • the window is between the first working clock and the second intermediate clock.
  • the input data clock deviates from the above alignment window, the phase of the input data clock lags behind the phase of the first working clock and the phase of the second intermediate clock, at this time the sampling of the rising edge of the input data clock
  • the value is 2'b00.
  • the phase interpolator 336 receives the above-mentioned second control signal generated by the digital filter 334 (that is, contains the sample value 2′b00 generated by the phase discriminator 332), and adjusts the phase of the first working clock by using a phase interpolation method, and The phase of the second intermediate clock is also adjusted so that the input data clock is within the alignment window formed after the adjustment, that is, the adjusted sample value becomes 2'b10 again.
  • the input data clock also deviates from the above alignment window.
  • the phase of the input data clock leads the phase of the first working clock and the phase of the second intermediate clock. At this time, the rising edge of the input data clock
  • the sampled value is 2'b11 or 2'b01.
  • phase interpolator 336 receives the above-mentioned second control signal generated by the digital filter 334 (that is, includes the sample value 2'b11 generated by the phase discriminator 332)
  • the phase interpolation method is used to The phase of the first working clock is adjusted, and the phase of the second intermediate clock is also adjusted so that the input data clock is within the alignment window formed after the adjustment, that is, the adjusted sample value becomes 2'b10 again.
  • the input clock signal carries SSC information, that is, low-frequency jitter, and its phase will always change periodically, that is, periodically drift within a certain range.
  • the phase interpolator 336 adjusts the phase of the first working clock according to the period of the phase change of the input data clock, and the adjusted period is the period of the phase change of the input data clock, that is, the SSC change period. Therefore, the phase of the output data clock (that is, the adjusted first working clock) always changes with the phase of the input data clock, thereby achieving the purpose of retaining low-frequency jitter and filtering out high-frequency jitter.
  • the phase interpolator 336 adjusts the first working clock and the second intermediate clock so that the rising edge of the input data clock is always at the center of the alignment window, that is, the phase difference between the second intermediate clock and the input data clock is equal to The phase difference between the input data clock and the first working clock. Therefore, when the alignment window is small, the first working clock generated by the phase interpolator 336 can be better phase aligned with the input data clock.
  • the synchronization circuit 340 includes a first sub-synchronization circuit 342 and a second sub-synchronization circuit 344, where the first sub-synchronization circuit 342 is used to synchronize the received input data for the first time according to the input data clock to obtain first temporary data;
  • the two-sub-synchronization circuit 344 is used to perform the second synchronization on the first temporary data according to the first working clock (ie, the output data clock) to obtain the synchronized data.
  • Synchronizing the input data twice through the two clocks respectively enables the synchronous data to be transmitted at the frequency of the output data clock, and can prevent the occurrence of the metastable state and prevent the retimer 300 from being affected by the propagation of the metastable state.
  • the first sub-synchronization circuit 342 and the second sub-synchronization circuit 344 in the synchronization circuit 340 are both registers, and the clock used by the first sub-synchronization circuit 342 is the above input data clock, and the second sub-synchronization
  • the clock used for the operation of the circuit is the above-mentioned first operating clock (ie, the output data clock).
  • the above register may include multiple D flip-flops connected in parallel. According to the above two clocks, it can be ensured that the second sub-synchronous circuit 344 can correctly sample the data.
  • the combination of any one or more of the above-mentioned phase alignment circuit 330, synchronization circuit 340, and clock recovery circuit 312 included in the retimer 300 in this application can also be used to implement other circuits that process across clock domains Or scenarios, the retimer 300 in this application is only an example of a scenario.
  • the input data and the synchronization data in the embodiments of the present application may be parallel data or serial data.
  • an embodiment of the present application further provides a cross-clock domain processing circuit, including the above-mentioned phase alignment circuit 330, synchronization circuit 340, and clock recovery circuit 312, wherein the input data received by the cross-clock domain processing circuit and the generated synchronization data may be both It can be parallel data or serial data.
  • the retimer 300 shown in FIG. 7 is a more specific implementation.
  • the retimer 300 in FIG. 7 further includes an equalizer 316, a second clock circuit 318, a data processing circuit 350, and a data selector 360.
  • the equalizer 316 is used to equalize the serial data received by the receiving circuit 310, such as continuous time linear equalization (Continuous Time Linear Equalizer, CTLE), to improve the high-speed serial link with large transmission loss
  • CTLE Continuous Time Linear Equalizer
  • the second clock circuit 318 is used to provide a second working clock to the clock recovery circuit 312 according to the reference clock of the retimer 300.
  • the first device 210 relays data through the retimer 300, and sends the relayed data to the second device 220.
  • the first device 210 and the retimer 300 share the same reference clock, and the reference clock of the second device 220 is independent of the above-mentioned shared reference clock; in one embodiment, the second device 220 and The retimer 300 shares the same reference clock, and the reference clock of the first device 210 is independent of the above-mentioned shared reference clock; in another embodiment, the first device 210, the second device 220, and the retimer 300 are respectively Use an independent reference clock.
  • the data processing circuit 350 is used to perform processing such as encoding, decoding, scrambling, buffering, and synchronization on the data.
  • the data processing circuit 350 can selectively perform processes such as decoding, descrambling, synchronization, scrambling, and encoding on the received data, and the order of the foregoing multiple processing procedures is variable.
  • the received data may be sequentially decoded, descrambled, synchronized, scrambled, and encoded, or may be sequentially decoded, synchronized, and encoded, or descrambled, synchronized, and scrambled.
  • FIG. 8 A specific implementation of the data processing circuit 350 is shown in FIG. 8.
  • the data processing circuit 350 includes a decoder (De-coder) 351, a descrambling circuit (De-Scrambler) 352, an elastic buffer (Elastic Buffer) 353, a link training state machine (Link Training) and Status Machine, LTSSM) 354, scrambling circuit (Scrambler) 355 and encoder (Encoder) 356.
  • the decoder 351 is used to perform aligned decoding on the received data, for example, to find the feature words in the received data, and remove the synchronization header in the data according to the feature words.
  • the descrambling circuit 352 is used for descrambling the data output from the decoder 351.
  • the elastic buffer 353 is used to buffer the data output by the descrambling circuit 352 and output the buffered data to the link training state machine 354.
  • the elastic buffer 353 is a variable data buffer. The amount of data buffering is determined by the reference clock of the retimer 300.
  • the link training state machine 354 is used to receive the data output from the elastic buffer 353 and train the link. For example, before the link using the PCIe interface works normally, the link training state machine 354 needs to be trained to initialize the link and configure link information. When the link training is completed and the normal operation is performed, the data generated by the elastic buffer 353 can be directly output to the scrambling circuit 355 without going through the link training state machine 354.
  • the scrambling circuit 355 is used to perform scrambling processing on the data output by the link training state machine 354, where the scrambling processing may adopt a method corresponding to descrambling.
  • the decoder 356 is used to encode the scrambled data and output the encoded data.
  • the data selector 360 is used to simultaneously receive the data generated by the clock recovery circuit 312 and the data generated by the data processing circuit 350, and select one of the above two channels of data to output to the synchronization circuit 340.
  • the data selector 360 may output the data generated by the clock recovery circuit 312 or the data generated by the data processing circuit 350 through a control signal, and the control signal may be configured through a register. Since the data selector 360 has a function of selecting one of two channels of data, parallel data can pass from the data receiving circuit 310 to the data transmitting circuit 320 through two paths. First, the parallel data is first output from the clock recovery circuit 312 to the data processing circuit 350, and then from the data processing circuit 350 through the data selector 360 and input to the data transmission circuit 320.
  • the above-mentioned parallel data is processed in the data processing circuit 350 such as codec, scrambling and descrambling.
  • parallel data is directly output from the clock recovery circuit 312, passes through the data selector 360, and is input to the data transmission circuit 320 without any data processing.
  • This BSF (Bit Stream Forward) method can maximize Reduce the delay caused by data passing through the retimer 300.
  • the control signal of the data selector 360 By adjusting the control signal of the data selector 360, the retimer 300 can be controlled to switch between the above two modes.
  • the retimer 1000 includes an upstream retiming circuit 1010 and a downstream retiming circuit 1020.
  • the upstream retiming circuit 1010 is used to realize the relaying and filtering of multiple serial signals on the upstream high-speed serial transmission link of the first device 210 to the second device 220
  • the downstream retiming circuit 1020 is used to Multiple downlink serial signals are relayed and filtered on the downlink high-speed serial transmission link from the second device 220 to the first device 210. It should be noted that the above concepts of uplink and downlink are relative.
  • the upstream retiming circuit 1010 includes four upstream channels, where each upstream channel includes a data receiving circuit, a data processing circuit, a data selector, and a data sending circuit, and the direction of data flow is from the first Device 210 to the second device 220; the downlink retiming circuit 1020 also includes 4 downlink channels, where each downlink channel includes a data receiving circuit, a data processing circuit, a data selector 360, and a data sending circuit, and its data flow The direction is opposite to the upstream retiming circuit 1010, from the second device 220 to the first device 210.
  • serial data is converted into parallel data by the data receiving circuit n, data is processed by the data processing circuit n and output to the data selector 360, or does not pass data processing
  • the circuit n directly outputs to the data selector 360, and finally synchronizes across clock domains through the data transmission circuit n, and converts the synchronized parallel data into serial data.
  • the aforementioned n may be 1, 2, ..., 8.
  • All 8 may include some or all circuits in the data receiving circuit 310 provided in the embodiments of the present application, and some circuits in the common data receiving circuit 310.
  • the data transmission circuit 1, the data transmission circuit 2, the data transmission circuit 3, the data transmission circuit 4, the data transmission circuit 5, the data transmission circuit 6, the data transmission circuit 7, and the data transmission circuit 8 in the retimer 1000 may all include this application Some or all of the circuits in the data transmission circuit 320 provided in the embodiment, and some of the circuits in the data transmission circuit 320 are shared.
  • the four data receiving circuits in the upstream retiming circuit 1010 can share one clock processing circuit 1, and the four data receiving circuits in the downstream retiming circuit 1020 can also share one clock processing circuit 2. Both the processing circuit 1 and the clock processing circuit 2 may be the second clock circuit 318 in the embodiment of the present application.
  • the four parallel data in the upstream retiming circuit 1010 are recovered by the clock processing circuit 1 to output four clock signals respectively, and one of the clock signals is selected to be output as the input clock signal to the synchronization circuit; the downstream retiming circuit 1020 is the same.
  • the four data transmission circuits in the upstream retiming circuit 1010 may share one phase alignment circuit 330, and the four data receiving circuits in the downstream retiming circuit 1020 may also share one phase alignment circuit 330.
  • Each data transmission circuit in the upstream retiming circuit 1010 includes a synchronization circuit 340, and each data transmission circuit in the downstream retiming circuit 1010 also includes a synchronization circuit 340 to synchronize the synchronization in each data transmission circuit. Input data.
  • the data processing circuit 1, the data processing circuit 2, the data processing circuit 3, the data processing circuit 4, the data processing circuit 5, the data processing circuit 6, the data processing circuit 7, and the data processing circuit 8 in the retimer 1000 can all be The data processing circuit 320 provided by the embodiment of the present application.
  • the multi-channel shares a clock processing circuit, a synchronization circuit 340 and a phase alignment circuit 330, so that the retimer 1000 further reduces the required buffer resources while ensuring low latency, Therefore, the hardware area of the retimer 1000 and the power consumption are reduced, and the performance of the retimer 1000 is improved.
  • the retimer is used to relay N input data in the transmission link.
  • the retimer includes a phase alignment circuit and N synchronization circuits (N ⁇ 1 and N is a positive integer), wherein the phase alignment circuit is used to adjust the phase of the first working clock according to the first control signal, so that the above two clock phases Align, and output the input data clock and the adjusted first working clock to N synchronization circuits, so that N synchronization circuits can synchronize N channels of input data across clock domains according to the above two clocks to generate N channels of synchronized data That is, the N input data in the clock domain of the input data clock is synchronized to the clock domain of the output data clock.
  • the frequency of the first working clock is equal to the frequency of the input data clock
  • the first working clock is the working clock of the retimer, or uses the same reference clock as the retimer
  • the above input data clock is based on the N input
  • One of the N recovered clock clocks recovered from the data for example, N recovered data clocks are recovered from the N input data through a clock recovery circuit, and one of the recovered clocks is selected as the input data clock.
  • the first control signal is also one of the N control signals recovered from the N input data, and the first control signal includes phase change information of the input data clock.
  • the above phase alignment circuit includes a phase discriminator, a digital filter and a phase interpolator, wherein the phase discriminator is used to discriminate the input data clock and the output data clock, and the digital filter is used to filter the result of the phase discrimination and the first control signal Jitter, and output the filtered result as a second control signal.
  • the phase interpolator is used to adjust the phase of the first working clock according to the second control signal, so that the phase of the first working clock and the input data clock are aligned, and the adjusted The first working clock is output to the synchronization circuit as the output data clock.
  • phase interpolator adjusts the phases of the first operating clock and the second intermediate clock
  • the phase difference between the first operating clock and the input data clock is equal to the phase difference between the input data clock and the second intermediate clock.
  • the above phase interpolator is further used to: generate a second intermediate clock according to the first operating clock, and the phase difference between the first operating clock and the second intermediate clock is a preset phase difference; adjust the first operation according to the second control signal
  • the phases of the clock and the second intermediate clock make the phase of the input data clock lead the phase of the first working clock and lag behind the phase of the second intermediate clock.
  • the phase detector is further used to phase-detect the input data clock, the output data clock (that is, the adjusted first working clock) and the second intermediate clock to determine the phase relationship of the three clocks, and output the phase detector result.
  • the above-mentioned phase interpolator is further used to: when the phase of the input data clock leads the phase of the first working clock and lags behind the phase of the second intermediate clock, the second control signal is in the first state (eg, binary number 10), Instruct the phase interpolator to maintain the phases of the first working clock and the second intermediate clock; when the phase of the input data clock lags the phase of the first working clock and the phase of the second intermediate clock, the second control signal is in the second state (Eg binary number 00) to instruct the phase interpolator to adjust the phase so that the phase of the input data clock leads the phase of the first working clock and lags the phase of the second intermediate clock; when the phase of the input data clock leads the first operation The phase of the clock is ahead of the phase of the second intermediate clock.
  • the second control signal is in a third state (eg, binary number 01) to instruct the phase interpolator to adjust the phase so that the phase of the input data clock leads the first working clock And lag behind the phase of the second intermediate clock.
  • Each of the N synchronization circuits includes a first sub-synchronization circuit and a second sub-synchronization circuit, wherein the first sub-synchronization circuit is used to synchronize one of the N input data according to the input data clock, and The result is output to the second sub-synchronization circuit; the second sub-synchronization circuit synchronizes the above result according to the first working clock, and obtains one channel of synchronization data in the synchronization data.
  • the first sub-synchronous circuit and the second sub-synchronous circuit are both registers, and the two sub-synchronous circuits synchronize the input data through the input data clock and the first working clock, respectively.
  • the retimer further includes a first clock circuit for providing the first operating clock to the phase alignment circuit.
  • the filtering of the first control signal and the phase discrimination result by the above digital filter is high frequency filtering, wherein the filtered first control signal includes phase change information corresponding to the low frequency jitter of the input data clock.
  • the above phase change information includes independent clock spread spectrum information, independent clock non-spread spectrum information or homologous clock information.
  • the retimer also includes N clock recovery circuits, which are respectively driven by the first operating clock of the retimer, recover the received input data to obtain the N recovery data clocks and N control signals, and output the above Input data, N control signals and N recovery data clocks.
  • the N-channel input data is N-channel serial input data
  • the retimer further includes N serial-parallel conversion circuits, wherein the N serial-parallel conversion circuits are respectively used for serial-to-parallel conversion of N channels of input data and output
  • the converted result ie, N parallel data
  • N synchronization circuits are respectively used for serial-to-parallel conversion of N channels of input data and output
  • the retimer further includes N parallel-to-serial circuits, and the N-channel synchronous data is N-channel parallel data, wherein the N-parallel-to-serial circuits are used to perform parallel-to-serial conversion on the N synchronous data, and Output the converted result.
  • the above retimer also includes N data processing circuits and N data selectors, wherein the input terminals of the N data processing circuits are respectively coupled to the output terminals of the N clock recovery circuits, and the output terminals of the N data processing circuits are respectively connected to the N
  • the input ends of the data selectors are coupled, and N data processing circuits are used to decode, descramble, synchronize, scramble, and encode the N input data received; for each coupled data processing circuit and clock recovery circuit
  • the data selector the two input terminals of the data selector are respectively coupled with the output terminal of the clock recovery circuit and the output terminal of the data processing circuit, and the output terminal of the data selector is coupled with the output terminal of the synchronization circuit.
  • the data selector can be controlled by an additional control signal to select one of the two data signals received at the two input terminals as an output.
  • the sending end sends input data to the retimer, and the synchronous data is output to the receiving end.
  • the sending end and the retimer share a reference clock, and the clock used by the receiving end is the same as the above reference The clock is independent;
  • the above-mentioned receiving end and the retimer share a reference clock, and the sending end's reference clock is independent of the above-mentioned common reference clock;
  • the above retimer is a multi-channel retimer, where N ⁇ 2, and N is a positive integer.
  • the retimer in the embodiment of the present application may be a retimer chip, which is used to relay the data signal on the high-speed serial transmission link and filter out jitter.
  • the retimer chip may be an ASIC (Application Specific Integrated Circuit), an FPGA (Field-Programmable Gate Array), or other types of integrated circuits.
  • the aforementioned retimer chip includes any retimer provided according to the present application, wherein the circuit in the retimer is integrated on a die.
  • An embodiment of the present application further provides a retimer device, including one or more of the above retimer chips.
  • the one or more retimer chips are independently packaged and provided on a PCB (Printed Circuit Board); in one embodiment, the one or more retimer chips
  • the retimer chip can also be packaged independently and separately set on multiple PCBs, and communicate through the connection ports or data connection lines between the PCBs; in another embodiment, the multiple retimers
  • the chip can also be packaged in a package structure and placed on the PCB.

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

L'invention concerne un circuit de traitement de croisement de domaine d'horloge (CDC) destiné à traiter des données entre des domaines d'horloge asynchrones avec un faible retard. Le circuit CDC comprend un circuit d'alignement de phase (330) et un circuit de synchronisation (340), le circuit d'alignement de phase (330) étant configuré pour ajuster la phase d'une horloge de fonctionnement locale en fonction d'un signal de commande récupéré à partir de données d'entrée et contenant les informations de changement de phase d'une horloge de données d'entrée de telle sorte que l'horloge de fonctionnement et l'horloge de données d'entrée sont alignées en phase, et l'horloge de données d'entrée et l'horloge de fonctionnement étant utilisées comme horloges du circuit de synchronisation pour synchroniser les données d'entrée. La phase de l'horloge de fonctionnement locale est ajustée par le signal de commande récupéré à partir de l'horloge de données d'entrée de telle sorte que l'horloge de données d'entrée et l'horloge de fonctionnement ajustée puissent synchroniser les données d'entrée avec un faible retard, ce qui permet de réduire le retard des données passant à travers le circuit de traitement CDC.
PCT/CN2018/125876 2018-12-29 2018-12-29 Circuit de traitement de croisement de domaine d'horloge WO2020133537A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/CN2018/125876 WO2020133537A1 (fr) 2018-12-29 2018-12-29 Circuit de traitement de croisement de domaine d'horloge
CN201880098603.6A CN112840571B (zh) 2018-12-29 2018-12-29 一种跨时钟域处理电路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2018/125876 WO2020133537A1 (fr) 2018-12-29 2018-12-29 Circuit de traitement de croisement de domaine d'horloge

Publications (1)

Publication Number Publication Date
WO2020133537A1 true WO2020133537A1 (fr) 2020-07-02

Family

ID=71128922

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/125876 WO2020133537A1 (fr) 2018-12-29 2018-12-29 Circuit de traitement de croisement de domaine d'horloge

Country Status (2)

Country Link
CN (1) CN112840571B (fr)
WO (1) WO2020133537A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI784804B (zh) * 2021-11-19 2022-11-21 群聯電子股份有限公司 時脈重整電路模組、訊號傳輸系統及訊號傳輸方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113406991B (zh) * 2021-08-23 2021-11-09 苏州浪潮智能科技有限公司 一种时钟管理方法、装置及电子设备和存储介质

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2747289A1 (fr) * 2012-12-21 2014-06-25 Huawei Technologies Co., Ltd Procédé et circuit de synchronisation permettant de synchroniser des composants à l'aide de différents signaux d'horloge
CN104535918A (zh) * 2014-12-22 2015-04-22 中国民航大学 一种跨时钟域同步器内部常数测试电路和方法
CN106897238A (zh) * 2015-12-18 2017-06-27 浙江大华技术股份有限公司 一种数据处理装置及方法
CN107678488A (zh) * 2017-11-23 2018-02-09 南京火零信息科技有限公司 一种跨时钟域事件传递的电路
CN108449086A (zh) * 2018-02-27 2018-08-24 灿芯创智微电子技术（北京）有限公司 一种多通道高速串行总线发送端并行端口同步方法、电路及芯片

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2747289A1 (fr) * 2012-12-21 2014-06-25 Huawei Technologies Co., Ltd Procédé et circuit de synchronisation permettant de synchroniser des composants à l'aide de différents signaux d'horloge
CN104535918A (zh) * 2014-12-22 2015-04-22 中国民航大学 一种跨时钟域同步器内部常数测试电路和方法
CN106897238A (zh) * 2015-12-18 2017-06-27 浙江大华技术股份有限公司 一种数据处理装置及方法
CN107678488A (zh) * 2017-11-23 2018-02-09 南京火零信息科技有限公司 一种跨时钟域事件传递的电路
CN108449086A (zh) * 2018-02-27 2018-08-24 灿芯创智微电子技术（北京）有限公司 一种多通道高速串行总线发送端并行端口同步方法、电路及芯片

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI784804B (zh) * 2021-11-19 2022-11-21 群聯電子股份有限公司 時脈重整電路模組、訊號傳輸系統及訊號傳輸方法
US20230164008A1 (en) * 2021-11-19 2023-05-25 Phison Electronics Corp. Retiming circuit module, signal transmission system, and signal transmission method
US11757684B2 (en) 2021-11-19 2023-09-12 Phison Electronics Corp. Retiming circuit module, signal transmission system, and signal transmission method

Also Published As

Publication number Publication date
CN112840571B (zh) 2024-04-23
CN112840571A (zh) 2021-05-25

Similar Documents

Publication Publication Date Title
US11296709B2 (en) Cross-clock-domain processing circuit
US6463092B1 (en) System and method for sending and receiving data signals over a clock signal line
US5412697A (en) Delay line separator for data bus
US8159274B2 (en) Signaling with superimposed clock and data signals
US10461918B2 (en) Data transmission system
US8270526B2 (en) Communication system
US4320515A (en) Bit synchronizer
EP3646520B1 (fr) Modulation par déplacement de phase/fréquence pour une communication avec serdes de canal retour
KR102347396B1 (ko) 동기식으로 스위칭된 다중 입력 복조 비교기
US7280589B2 (en) Source synchronous I/O bus retimer
WO2020133537A1 (fr) Circuit de traitement de croisement de domaine d'horloge
US8774321B2 (en) Clock data recovery circuit and clock data recovery method
JPH08237231A (ja) 通信システムのための回路および通信リンクおよび通信装置
JP5704988B2 (ja) 通信装置
WO2002039683A2 (fr) Un systeme et un procede de transmission et de reception de signaux de donnees sur une ligne a signaux d'horloge
KR100408753B1 (ko) 이퀄라이징 기법을 이용한 데이터와 클럭의 스큐를보상하는 수신기
EP2917841A1 (fr) Technique d'auto-poursuite pour des circuits d'entrée/sortie sérialiseurs/désérialiseurs à bandes de fréquences multiples

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18944393

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18944393

Country of ref document: EP

Kind code of ref document: A1