WO2020043143A1 - 音频接口装置及音频设备 - Google Patents

音频接口装置及音频设备 Download PDF

Info

Publication number
WO2020043143A1
WO2020043143A1 PCT/CN2019/103144 CN2019103144W WO2020043143A1 WO 2020043143 A1 WO2020043143 A1 WO 2020043143A1 CN 2019103144 W CN2019103144 W CN 2019103144W WO 2020043143 A1 WO2020043143 A1 WO 2020043143A1
Authority
WO
WIPO (PCT)
Prior art keywords
audio
control unit
interface
interface device
sets
Prior art date
Application number
PCT/CN2019/103144
Other languages
English (en)
French (fr)
Inventor
陈斯伟
张坤
Original Assignee
晶晨半导体(上海)股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 晶晨半导体(上海)股份有限公司 filed Critical 晶晨半导体(上海)股份有限公司
Publication of WO2020043143A1 publication Critical patent/WO2020043143A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/66—Structural association with built-in electrical component
    • H01R13/6608—Structural association with built-in electrical component with built-in single component
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/66—Structural association with built-in electrical component
    • H01R13/6608—Structural association with built-in electrical component with built-in single component
    • H01R13/6616—Structural association with built-in electrical component with built-in single component with resistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/66—Structural association with built-in electrical component
    • H01R13/6608—Structural association with built-in electrical component with built-in single component
    • H01R13/6633—Structural association with built-in electrical component with built-in single component with inductive component, e.g. transformer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R13/00—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
    • H01R13/66—Structural association with built-in electrical component
    • H01R13/665—Structural association with built-in electrical component with built-in electronic circuit
    • H01R13/6675—Structural association with built-in electrical component with built-in electronic circuit with built-in power supply
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R31/00—Coupling parts supported only by co-operation with counterpart
    • H01R31/06—Intermediate parts for linking two coupling parts, e.g. adapter
    • H01R31/065—Intermediate parts for linking two coupling parts, e.g. adapter with built-in electric apparatus

Definitions

  • the invention relates to the technology of electronic equipment, in particular to an audio interface device and an audio device.
  • the current methods to avoid EMI exceeding the standard mainly have the problems of high cost, complicated wiring and difficult assembly.
  • the present invention provides an audio interface device, comprising: a control end and a receiving end, the control end is connected to a control unit, the receiving end is connected to a collection unit, and the control unit receives the data from the collection unit through the audio interface device.
  • the unit sends a clock signal to trigger the acquisition unit to send the collected audio signal to the control unit through the audio interface device, and further includes:
  • a magnetic bead is connected between the control terminal and the control unit, and is configured to filter radiation of a clock signal sent by the control unit.
  • control terminal includes:
  • a first clock input interface, the magnetic bead is connected between the first clock input interface and a first clock signal output interface of the control unit, and is configured to send a clock signal sent by the control unit to the acquisition unit;
  • Three sets of first digital output interfaces are connected to the three sets of first digital input interfaces of the control unit, respectively, for sending audio signals sent by the acquisition unit to the control unit, and the three sets of first digital outputs
  • the interfaces correspond one-to-one with the three sets of first digital input interfaces.
  • the first digital output interface adopts a DIN interface.
  • the receiving end includes:
  • a second clock output interface connected to the second clock input interface of the acquisition unit, and configured to send a clock signal sent by the control terminal to the acquisition unit;
  • Three sets of second digital input interfaces, the three sets of second digital input interfaces corresponding to the three sets of first digital output interfaces of the control terminal, and the three sets of second digital input interfaces are respectively corresponding to three of the acquisition unit
  • a group of second digital output interfaces is connected to send audio signals sent by the acquisition unit to the control unit, and the three groups of second digital output interfaces correspond one-to-one with the three groups of second digital input interfaces.
  • the second digital input interface adopts a DIN interface.
  • it further includes:
  • the resistor R1 is connected in series between the second clock output interface and the first clock input interface
  • the resistor R2 is a resistor R2 connected in series between each of the first digital output interface and the corresponding second digital input interface.
  • it further includes:
  • the power supply end is connected to a power source and is used to supply power to the acquisition unit and the control unit.
  • the present invention also provides an audio device including the audio interface device described above.
  • FIG. 1 is a block diagram of an audio interface device according to the present invention.
  • FIG. 3 is a circuit diagram of an embodiment of an audio interface device according to the present invention.
  • FIG. 5 is an electromagnetic interference curve diagram of a PDM interface of the present invention.
  • the present invention provides an audio interface device including a control terminal 22 and a receiving terminal 21, the control terminal 22 is connected to a control unit 3, the receiving terminal 21 is connected to a collection unit 1, and
  • the control unit 3 sends a clock signal to the acquisition unit 1 through the audio interface device 2, and triggers the acquisition unit 1 to send the collected audio signal to the control unit 3 through the audio interface device 2.
  • the method further includes:
  • the magnetic bead 23 is connected between the control terminal 22 and the control unit 3 and is configured to filter radiation of a clock signal sent by the control unit 3.
  • the overshoot and undershoot generated by the clock signal can be eliminated, the radiation of the clock signal can be shielded, and the structure has a simple structure and low cost. advantage.
  • the audio interface may be a PDM interface
  • the receiving unit may be a microphone
  • the control unit 3 is a motherboard chip.
  • the motherboard chip sends a clock signal to the microphone through the audio interface, and the microphone receives the clock signal and feeds back the collected audio signal to the motherboard chip.
  • the magnetic beads in this embodiment have high resistivity and permeability, which is equivalent to the series connection of resistance and inductance, but both the resistance value and inductance value change with frequency.
  • the magnetic beads have a higher frequency than ordinary inductors.
  • the filtering characteristics are resistive at high frequencies, so they can maintain high impedance over a fairly wide frequency range.
  • the data sheet of magnetic beads generally provides the characteristic curve of frequency and impedance. Generally 100MHz is the standard, such as 220R @ 100MHz, which means that the impedance of magnetic bead 23 is equivalent to 220 ohms at 100MHz frequency.
  • the equivalent circuit is a resistor DCR in series with an inductor L (f), a capacitor C (f) and a resistor R (f) in parallel.
  • the resistance of the resistance DCR is constant, but the inductance L (f), the capacitance C (f) and the resistance R (f) are all functions of frequency, that is to say, the inductive reactance, capacitive reactance and impedance (Impedance) will change with the frequency Change of course, of course, the resistance, inductance and capacitance are very small.
  • f 0 LC resonance frequency
  • the magnetic bead When the frequency is equal to f 0 , the magnetic bead is a pure resistance, and the impedance of the magnetic bead is the largest at this time; At the resonance frequency point f 0 , the magnetic bead exhibits a capacitive characteristic.
  • control end 22 may include:
  • a first clock input interface, the magnetic bead 23 is connected between the first clock input interface and the first clock signal output interface of the control unit 3, and is configured to send a clock signal sent by the control unit 3 to The acquisition unit 1;
  • Three sets of first digital output interfaces are respectively connected to the three sets of first digital input interfaces of the control unit 3, and are configured to send audio signals sent by the acquisition unit 1 to the control unit 3, and the three sets of first A digital output interface corresponds one-to-one with the three sets of first digital input interfaces.
  • the first digital output interface adopts a DIN interface.
  • the receiving end 21 may include:
  • a second clock output interface connected to the second clock input interface of the acquisition unit 1 and configured to send a clock signal sent by the control terminal 22 to the acquisition unit 1;
  • Three sets of second digital input interfaces, the three sets of second digital input interfaces corresponding to the three sets of first digital output interfaces of the control terminal 22, and the three sets of second digital input interfaces are respectively associated with the acquisition unit
  • the three sets of second digital output interfaces of 1 are connected to send audio signals sent by the acquisition unit 1 to the control unit 3, the three sets of second digital output interfaces and the three sets of second digital input interfaces One-to-one correspondence.
  • the second digital input interface adopts a DIN interface.
  • it may further include:
  • the resistor R1 is connected in series between the second clock output interface and the first clock input interface
  • the resistor R2 is a resistor R2 connected in series between each of the first digital output interface and the corresponding second digital input interface.
  • the resistances of the resistors R1 and R2 are both 33 ohms.
  • J1 is a socket
  • the PDM_DIN0 interface, the PDM_DIN1 interface, and the PDM_DIN2 interface are three second digital input interfaces at the receiving end, and the second clock output interface at the receiving end of the PDM_CLK interface
  • PDM_DIN08 Interface, PDM_DIN18 interface, PDM_DIN28 interface are the three first digital output interfaces on the control side
  • PDM_CLK8 interface is the first clock input interface on the control side
  • magnetic beads FB are connected in series with resistor R2 to absorb the equivalent inductance and store energy to eliminate the overshoot and undershoot caused by the CLK signal Connected to the control unit through the PDM_CLK8 interface.
  • the magnetic beads show an inductive characteristic.
  • the CLK signal will generate up and down overshoot, and the string resistance can absorb the equivalent inductance to store energy. Eliminate the up and down overshoot caused by the CLK signal.
  • EN55032 is an EMC (Electromagnetic Compatibility) standard applicable to multimedia equipment with AC or DC rated voltage not exceeding 600V
  • the multimedia equipment is information equipment, audio equipment, video equipment, broadcast receiving equipment, entertainment light control equipment or A combination of the above equipment.
  • it further includes:
  • the power supply end is connected to a power source and is used to supply power to the audio receiving unit and the control unit.
  • the present invention also provides an audio device including the audio interface device as described above.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Logic Circuits (AREA)

Abstract

音频接口装置(2)及音频设备，属于电子设备技术。音频接口装置(2)包括控制端(22)和接收端(21)，所述控制端(22)与控制单元(3)连接，所述接收端(21)与采集单元(1)连接，所述控制单元(3)通过所述音频接口装置(2)向所述采集单元(1)发送时钟信号，触发所述采集单元(1)将采集到的音频信号通过所述音频接口装置(2)发送至所述控制单元(3)，音频接口装置(2)还包括磁珠(23)，连接于所述控制端(22)与所述控制单元(3)之间，用于过滤所述控制单元(3)发送的时钟信号的辐射。通过将磁珠(23)串联于音频接口装置(2)的控制端(22)与控制单元(3)之间可消除时钟信号产生的上下过冲，屏蔽时钟信号的辐射，具有结构简单、成本低的优点。

Description

音频接口装置及音频设备 技术领域
本发明涉及电子设备技术，尤其涉及一种音频接口装置及音频设备。
背景技术
现有的具有PDM(脉冲编码调制)接口设备中，由于PDM接口的时钟信号的每个取样段的频谱都是一样的，所以它的频谱呈离散形，但在各个频点上呈强大的特点，通常成为窄带噪声，并能通过FPC(全称：Flexible Printed Circuit，柔性电路板)排线或在PCB(全称：Printed Circuit Board，印制电路板)上的PDM走线辐射到空间中，若FPC排线没有屏蔽效果会导致EMI(Electromagnetic Interference，电磁干扰)超标。
传统规避EMI超标的方式主要有三种：一种是在PDM接口的CLK线路上增加展频IC电路以滤掉PDM接口中CLK信号的干扰，然而这种方式在增加PCB走线难度的同时也增加了生产成本；一种是采用价格高屏蔽效果更好的FPC排线，成本较高；另一种是在FPC排线上增加磁环，但是这种方式增加了组装难度及生产成本。
综上所述，目前规避EMI超标的方式主要存在成本高、布线复杂、组装困难的问题。
发明内容
针对上述问题，现提供一种旨在成本低、结构简单、可规避EMI超标的 音频接口装置及音频设备。
本发明提供了一种音频接口装置，包括：控制端和接收端，所述控制端与控制单元连接，所述接收端与采集单元连接，所述控制单元通过所述音频接口装置向所述采集单元发送时钟信号，触发所述采集单元将采集到的音频信号通过所述音频接口装置发送至所述控制单元，还包括：
磁珠，连接于所述控制端与所述控制单元之间，用于过滤所述控制单元发送的时钟信号的辐射。
优选的，所述控制端包括：
第一时钟输入接口，所述磁珠连接于所述第一时钟输入接口和所述控制单元的第一时钟信号输出接口之间，用于将所述控制单元发送的时钟信号发送至所述采集单元；
三组第一数字输出接口，分别与所述控制单元的三组第一数字输入接口连接，用于将所述采集单元发送的音频信号发送至所述控制单元，所述三组第一数字输出接口与所述三组第一数字输入接口一一对应。
优选的，所述第一数字输出接口采用DIN接口。
优选的，所述接收端包括：
第二时钟输出接口，与所述采集单元的第二时钟输入接口连接，用于将所述控制端发送的时钟信号发送至所述采集单元；
三组第二数字输入接口，所述三组第二数字输入接口与所述控制端的三组第一数字输出接口一一对应，所述三组第二数字输入接口分别与所述采集单元的三组第二数字输出接口连接，用于将所述采集单元发送的音频信号发送至所述控制单元，所述三组第二数字输出接口与所述三组第二数字输入接口一一对应。
优选的，所述第二数字输入接口采用DIN接口。
优选的，还包括：
电阻R1，串联于所述第二时钟输出接口与所述第一时钟输入接口之间；
电阻R2，每个所述第一数字输出接口与相应的所述第二数字输入接口之间串联一所述电阻R2。
优选的，还包括：
供电端，与电源连接，用以为所述采集单元和所述控制单元供电。
本发明还提供了一种音频设备，包括上述的音频接口装置。
上述技术方案的有益效果：
本技术方案中，通过将磁珠串联于音频接口装置的控制端与控制单元之间可消除时钟信号产生的上下过冲，屏蔽时钟信号的辐射，具有结构简单、成本低的优点。
附图说明
图1为本发明所述的音频接口装置的模块图；
图2为本发明的磁珠的等效电路；
图3为本发明所述的音频接口装置的一种实施例的电路图；
图4为现有的PDM接口的电磁干扰曲线图；
图5为本发明的PDM接口的电磁干扰曲线图。
具体实施方式
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本发明一部分实施例，而 不是全部的实施例。基于本发明中的实施例，本领域普通技术人员在没有作出创造性劳动的前提下所获得的所有其他实施例，都属于本发明保护的范围。
需要说明的是，在不冲突的情况下，本发明中的实施例及实施例中的特征可以相互组合。
下面结合附图和具体实施例对本发明作进一步说明，但不作为本发明的限定。
如图1所示，本发明提供了一种音频接口装置，包括：控制端22和接收端21，所述控制端22与控制单元3连接，所述接收端21与采集单元1连接，所述控制单元3通过所述音频接口装置2向所述采集单元1发送时钟信号，触发所述采集单元1将采集到的音频信号通过所述音频接口装置2发送至所述控制单元3，还包括：
磁珠23，连接于所述控制端22与所述控制单元3之间，用于过滤所述控制单元3发送的时钟信号的辐射。
在本实施例中，通过将磁珠23串联于音频接口装置2的控制端22与控制单元3之间可消除时钟信号产生的上下过冲，屏蔽时钟信号的辐射，具有结构简单、成本低的优点。
作为举例而非限定，在本实施例中，音频接口可采用PDM接口，接收单元可采用麦克风，控制单元3为主板芯片。在实际工作中，主板芯片将时钟信号通过音频接口发送至麦克风，麦克风接收到时钟信号后将采集到的音频信号反馈至主板芯片。
本实施例中的磁珠有很高的电阻率和磁导率，它等效于电阻和电感串联，但电阻值和电感值都随频率变化，磁珠比普通的电感有更好的高频滤波特性，在高频时呈现阻性，所以能在相当宽的频率范围内保持较高的阻抗。磁珠的 数据表一般会提供频率和阻抗的特性曲线图，一般100MHz为标准，比如220R@100MHz，表示在100MHz频率的时候磁珠23的阻抗相当于220欧姆。
如图2所示，等效电路是一个电阻DCR串联一个电感L(f),并联一个电容C(f)和一个电阻R(f)。电阻DCR的阻值是恒定的，但电感L(f)、电容C(f)和电阻R(f)都是频率的函数，也就是说感抗，容抗和阻抗(Impedance)会随着频率的变化而变化，当然阻值，电感量和电容值都非常小。由等效电路可知：当频率低于f 0(LC谐振频率)时，磁珠呈现电感特性，当频率等于f 0时，磁珠是一个纯电阻，此时磁珠的阻抗最大；当频率高于谐振频率点f 0时，磁珠则呈现电容特性。
在优选的实施例中，所述控制端22可包括：
第一时钟输入接口，所述磁珠23连接于所述第一时钟输入接口和所述控制单元3的第一时钟信号输出接口之间，用于将所述控制单元3发送的时钟信号发送至所述采集单元1；
三组第一数字输出接口，分别与所述控制单元3的三组第一数字输入接口连接，用于将所述采集单元1发送的音频信号发送至所述控制单元3，所述三组第一数字输出接口与所述三组第一数字输入接口一一对应。
进一步地，所述第一数字输出接口采用DIN接口。
在优选的实施例中，所述接收端21可包括：
第二时钟输出接口，与所述采集单元1的第二时钟输入接口连接，用于将所述控制端22发送的时钟信号发送至所述采集单元1；
三组第二数字输入接口，所述三组第二数字输入接口与所述控制端22的三组第一数字输出接口一一对应，所述三组第二数字输入接口分别与所述采集单元1的三组第二数字输出接口连接，用于将所述采集单元1发送的音 频信号发送至所述控制单元3，所述三组第二数字输出接口与所述三组第二数字输入接口一一对应。
进一步地，所述第二数字输入接口采用DIN接口。
在优选的实施例中，还可包括：
电阻R1，串联于所述第二时钟输出接口与所述第一时钟输入接口之间；
电阻R2，每个所述第一数字输出接口与相应的所述第二数字输入接口之间串联一所述电阻R2。
进一步地，电阻R1和电阻R2的阻值均为33欧姆。
作为一种实例而非限定的，如图3所示，J1为座子，PDM_DIN0接口、PDM_DIN1接口、PDM_DIN2接口为接收端的三个第二数字输入接口，PDM_CLK接口接收端的第二时钟输出接口；PDM_DIN08接口、PDM_DIN18接口、PDM_DIN28接口为控制端的三个第一数字输出接口，PDM_CLK8接口控制端的第一时钟输入接口；磁珠FB与电阻R2串联以吸收等效电感储存能量消除CLK信号产生的上下过冲，通过PDM_CLK8接口与控制单元连接。
在本实施例中，PDM接口的CLK信号的频率为3.072MHz低于f 0(LC谐振频率)时，磁珠呈现电感特性，CLK信号会产生上下过冲，串电阻可吸收等效电感储存能量消除CLK信号产生的上下过冲。
经EMI测试结果获得：如图4所示，现有的PDM接口在未增加磁珠之前从127MHz到224MHz之间EMI的曲线超标3.37dB，图中A1表示EN55032 3m边缘值，A2表示EN55032 3m极限值，A3表示电磁干扰的波形图；如图5所示，采用本发明增加磁珠后从127MHz到224MHz之间频点降低5dB以上，EMI的测试通过，图中B1表示EN55032 3m边缘值，B2表示EN55032 3m极限值，B3表示电磁干扰的波形图。
需要说明的是，所谓EN55032是EMC(电磁兼容)标准适用于交流或直流额定电压不超过600V的多媒体设备，而多媒体设备是信息设备、音频设备、视频设备、广播接收设备、娱乐灯控制设备或者以上设备的组合。
在优选的实施例中，还包括：
供电端，与电源连接，用以为所述音频接收单元和所述控制单元供电。
本发明还提供了一种音频设备，包括如上述的音频接口装置。
以上所述仅为本发明较佳的实施例，并非因此限制本发明的实施方式及保护范围，对于本领域技术人员而言，应当能够意识到凡运用本发明说明书及图示内容所作出的等同替换和显而易见的变化所得到的方案，均应当包含在本发明的保护范围内。

Claims (8)

  1. 一种音频接口装置，包括：控制端和接收端，所述控制端与控制单元连接，所述接收端与采集单元连接，所述控制单元通过所述音频接口装置向所述采集单元发送时钟信号，触发所述采集单元将采集到的音频信号通过所述音频接口装置发送至所述控制单元，其特征在于，还包括：
    磁珠，连接于所述控制端与所述控制单元之间，用于过滤所述控制单元发送的时钟信号的辐射。
  2. 根据权利要求1所述的音频接口装置，其特征在于，所述控制端包括：
    第一时钟输入接口，所述磁珠连接于所述第一时钟输入接口和所述控制单元的第一时钟信号输出接口之间，用于将所述控制单元发送的时钟信号发送至所述采集单元；
    三组第一数字输出接口，分别与所述控制单元的三组第一数字输入接口连接，用于将所述采集单元发送的音频信号发送至所述控制单元，所述三组第一数字输出接口与所述三组第一数字输入接口一一对应。
  3. 根据权利要求2所述的音频接口装置，其特征在于，所述第一数字输出接口采用DIN接口。
  4. 根据权利要求1或2所述的音频接口装置，其特征在于，所述接收端包括：
    第二时钟输出接口，与所述采集单元的第二时钟输入接口连接，用于将所述控制端发送的时钟信号发送至所述采集单元；
    三组第二数字输入接口，所述三组第二数字输入接口与所述控制端的三组第一数字输出接口一一对应，所述三组第二数字输入接口分别与所述采集单元的三组第二数字输出接口连接，用于将所述采集单元发送的音频信号发送至所述控制单元，所述三组第二数字输出接口与所述三组第二数字输入接口一一对 应。
  5. 根据权利要求4所述的音频接口装置，其特征在于，所述第二数字输入接口采用DIN接口。
  6. 根据权利要求4所述的音频接口装置，其特征在于，还包括：
    电阻R1，串联于所述第二时钟输出接口与所述第一时钟输入接口之间；
    电阻R2，每个所述第一数字输出接口与相应的所述第二数字输入接口之间串联一所述电阻R2。
  7. 根据权利要求1所述的音频接口装置，其特征在于，还包括：
    供电端，与电源连接，用以为所述采集单元和所述控制单元供电。
  8. 一种音频设备，其特征在于，包括如权利要求1-7所述的音频接口装置。
PCT/CN2019/103144 2018-08-31 2019-08-28 音频接口装置及音频设备 WO2020043143A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201811012211.1 2018-08-31
CN201811012211.1A CN109119844A (zh) 2018-08-31 2018-08-31 音频接口装置及音频设备

Publications (1)

Publication Number Publication Date
WO2020043143A1 true WO2020043143A1 (zh) 2020-03-05

Family

ID=64861423

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/103144 WO2020043143A1 (zh) 2018-08-31 2019-08-28 音频接口装置及音频设备

Country Status (2)

Country Link
CN (1) CN109119844A (zh)
WO (1) WO2020043143A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109119844A (zh) * 2018-08-31 2019-01-01 晶晨半导体(上海)股份有限公司 音频接口装置及音频设备

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN204761543U (zh) * 2015-06-19 2015-11-11 延锋伟世通电子科技（上海）有限公司 一种视频显示连接电路
CN105554606A (zh) * 2015-12-15 2016-05-04 广州三星通信技术研究有限公司 数字耳机及电子设备
CN105681145A (zh) * 2016-02-29 2016-06-15 南京航空航天大学 一种基于FPGA的FlexRay通信模块
CN205987282U (zh) * 2016-08-09 2017-02-22 杭州纳雄科技有限公司 数字耳麦和耳麦系统
WO2017144891A1 (en) * 2016-02-26 2017-08-31 Cirrus Logic International Semiconductor Limited Digital microphones
CN109119844A (zh) * 2018-08-31 2019-01-01 晶晨半导体(上海)股份有限公司 音频接口装置及音频设备

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN201846430U (zh) * 2010-07-14 2011-05-25 山东省普来特能源与电器研究院 一种网络视频监控装置
CN205883377U (zh) * 2015-01-24 2017-01-11 深圳市鑫龙上通讯科技有限公司 一种抗干扰的手机摄像头及手机
CN105118426A (zh) * 2015-07-31 2015-12-02 苏州玄禾物联网科技有限公司 一种led显示屏白平衡驱动电路
CN205584470U (zh) * 2016-03-17 2016-09-14 苏州太阳都信息科技有限公司 一种消防信息传输系统的喇叭驱动电路

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN204761543U (zh) * 2015-06-19 2015-11-11 延锋伟世通电子科技（上海）有限公司 一种视频显示连接电路
CN105554606A (zh) * 2015-12-15 2016-05-04 广州三星通信技术研究有限公司 数字耳机及电子设备
WO2017144891A1 (en) * 2016-02-26 2017-08-31 Cirrus Logic International Semiconductor Limited Digital microphones
CN105681145A (zh) * 2016-02-29 2016-06-15 南京航空航天大学 一种基于FPGA的FlexRay通信模块
CN205987282U (zh) * 2016-08-09 2017-02-22 杭州纳雄科技有限公司 数字耳麦和耳麦系统
CN109119844A (zh) * 2018-08-31 2019-01-01 晶晨半导体(上海)股份有限公司 音频接口装置及音频设备

Also Published As

Publication number Publication date
CN109119844A (zh) 2019-01-01

Similar Documents

Publication Publication Date Title
CN104426007B (zh) 传输线及滤波模块
CN108226668A (zh) 一种电源线传导发射试验的快速整改装置
WO2020043143A1 (zh) 音频接口装置及音频设备
CN106657715B (zh) 一种车载模拟视频信号抗干扰系统
CN105897171B (zh) 宽频带激磁信号发生器
CN108336998A (zh) 模数转换装置与模数转换方法
US9270499B2 (en) Network signal enhancement circuit assembly
CN205722748U (zh) 一种低压差分信号的防电磁干扰电路及显示屏接口电路
CN101730337A (zh) Led驱动电路中有效降低电磁干扰的抖频技术
CN110018408B (zh) 家庭网关类通信终端未能通过传导骚扰试验的调整方法
CN207853862U (zh) 方波时钟信号高次谐波的emi抑制电路
CN209562786U (zh) 一种音频播放电路
JP6108690B2 (ja) 差動伝送回路及び電子機器
US8253512B2 (en) Printed circuit board
CN219066131U (zh) 用于usb-c数字音频接口的转接电路和转接线
CN203883784U (zh) 一种新型滤波器
CN211791455U (zh) 一种降低时钟emi的滤波电路
CN217469935U (zh) 一种短波电台与外置天线调谐器连接的电路
CN113595381B (zh) 一种含tvs抗干扰电路的可拓展机载电源装置
CN110704354B (zh) 一种i2c通信总线的共模噪声抑制方法和总线网络
CN111049661B (zh) 数字网络接口电路
CN217445349U (zh) 一种具有高强电磁保护功能的串行通信电路
CN212365463U (zh) 一种led驱动芯片、led显示模组及led显示屏
CN209913740U (zh) 驱动控制电路和用电设备
CN109510953B (zh) 一种s分离视频信号转换为复合视频信号的转换电路

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19853535

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 19853535

Country of ref document: EP

Kind code of ref document: A1