WO2020024360A1 - 柔性阵列基板和显示面板 - Google Patents

柔性阵列基板和显示面板 Download PDF

Info

Publication number
WO2020024360A1
WO2020024360A1 PCT/CN2018/104271 CN2018104271W WO2020024360A1 WO 2020024360 A1 WO2020024360 A1 WO 2020024360A1 CN 2018104271 W CN2018104271 W CN 2018104271W WO 2020024360 A1 WO2020024360 A1 WO 2020024360A1
Authority
WO
WIPO (PCT)
Prior art keywords
buffer
bending
line
array substrate
lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2018/104271
Other languages
English (en)
French (fr)
Inventor
涂爱国
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to US16/464,571 priority Critical patent/US11049922B2/en
Publication of WO2020024360A1 publication Critical patent/WO2020024360A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/131—Interconnections, e.g. wiring lines or terminals
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/1613—Constructional details or arrangements for portable computers
    • G06F1/1633—Constructional details or arrangements of portable computers not specific to the type of enclosures covered by groups G06F1/1615 - G06F1/1626
    • G06F1/1637—Details related to the display arrangement, including those related to the mounting of the display in the housing
    • G06F1/1643—Details related to the display arrangement, including those related to the mounting of the display in the housing the display being associated to a digitizer, e.g. laptops that can be used as penpads
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16—Constructional details or arrangements
    • G06F1/1613—Constructional details or arrangements for portable computers
    • G06F1/1633—Constructional details or arrangements of portable computers not specific to the type of enclosures covered by groups G06F1/1615 - G06F1/1626
    • G06F1/1637—Details related to the display arrangement, including those related to the mounting of the display in the housing
    • G06F1/1652—Details related to the display arrangement, including those related to the mounting of the display in the housing the display being flexible, e.g. mimicking a sheet of paper, or rollable
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K77/00—Constructional details of devices covered by this subclass and not covered by groups H10K10/80, H10K30/80, H10K50/80 or H10K59/80
    • H10K77/10—Substrates, e.g. flexible substrates
    • H10K77/111—Flexible substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K2102/00—Constructional details relating to the organic devices covered by this subclass
    • H10K2102/301—Details of OLEDs
    • H10K2102/311—Flexible OLED
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/549—Organic PV cells

Definitions

  • the present application relates to the field of display technology, and in particular, to a flexible array substrate and a display panel.
  • OLEDs organic electroluminescent photodiodes
  • the OLED device structure is composed of an anode (ITO), a cathode, and an organic functional layer sandwiched therebetween.
  • the organic functional layers include HIL, HTL, EML, ETL and other layers.
  • flexible devices mainly include flexible organic electroluminescence display devices, flexible electronic ink arrays, and flexible liquid crystal arrays, among which flexible organic electroluminescence devices have achieved widespread commercial applications.
  • the display panel is the main component of the flexible pre-dead device.
  • the traditional display panel mainly includes: multiple sub-pixels and multiple signal lines.
  • the multiple signal lines include cross-connected gates and data lines. Each sub-pixel is located in a cross- In the area surrounded by the gate and the data line.
  • the display panel can be folded along the direction of the long side and / or the short side of the display panel.
  • the signal line is stressed, and it is easy to break the new signal line, causing the display
  • the panel has a short-line defect.
  • the embodiment of the present application provides a flexible array substrate and a display panel; a technology for solving the problem that the existing display panel has a large folding width, a large stress on the signal line, and it is easy to break the new signal line, which causes a short-line defect in the display panel. problem.
  • An embodiment of the present application provides a flexible array substrate, including:
  • a pixel electrode is disposed in the pixel area and is electrically connected to the signal line;
  • the outer contour shape of the buffer layer in the cross-sectional direction on the array substrate is a curved shape or a broken line shape with fluctuations, so that the signal line has the curved shape or the broken line shape;
  • the curved shape with high and low fluctuations is a wavy line or a pulsed curve shape; and the buffer layer is composed of a plurality of unit layers, and each unit layer is provided with through holes or grooves to release bending stress.
  • the signal line is divided into a data line and a gate line, the data line is arranged in an array, and the gate line is arranged in a row;
  • the buffer layer includes a first buffer unit for setting the data lines and being spaced apart, and a second buffer unit for setting the gate lines and being spaced apart;
  • Each of the data lines is correspondingly provided on a plurality of the first buffer units, and each of the gate lines is correspondingly provided on a plurality of the second buffer units; and the first buffer unit and the first buffer unit The two buffer units are out of phase.
  • the flexible substrate includes a bending region for bending, wherein a pitch between the first buffer units in the same row on the bending region is from The distance between the two sides of the second buffer unit uniformly decreases toward the center position from both sides, or the first buffer unit located on the bending area decreases from the two sides to the center position, or the first row in the same row on the bending area.
  • the spacing between the buffer units and the spacing between the second buffer units in the same row decrease uniformly from both sides to the center position.
  • the signal line is divided into a data line and a gate line, the data line is arranged in an array, and the gate line is arranged in a row;
  • the buffer layer includes buffer units for setting the data line and the gate line at the same time and arranged at intervals;
  • the buffer unit is disposed below an intersection of the data line and the gate line.
  • the flexible substrate includes a bending region for bending, wherein a distance between the buffer units in the same row on the bending region is from both sides The distance between the buffer units uniformly decreasing toward the center position, or the counterparts located on the bending area from the two sides to the center position uniformly decreasing, or the distance between the buffer units in the same row on the bending area and The spacing between the buffer units in the same row decreases uniformly from both sides to the center position.
  • This application provides another flexible array substrate, which includes:
  • a pixel electrode is disposed in the pixel area and is electrically connected to the signal line;
  • the outer contour shape of the buffer layer in the cross-sectional direction on the array substrate is a curved shape or a broken line shape with fluctuations, so that the signal line has the curved shape or the broken line shape.
  • the curve having high and low fluctuations is a wavy line shape or a pulse shape.
  • the buffer layer is composed of a plurality of unit layers, and each unit layer is provided with a through hole or a groove to release bending stress.
  • the signal lines are divided into data lines and gate lines, the data lines are arranged in columns, and the gate lines are arranged in rows;
  • the buffer layer includes a first buffer unit for setting the data lines and being spaced apart, and a second buffer unit for setting the gate lines and being spaced apart;
  • Each of the data lines is correspondingly provided on a plurality of the first buffer units, and each of the gate lines is correspondingly provided on a plurality of the second buffer units; and the first buffer unit and the first buffer unit The two buffer units are out of phase.
  • the flexible substrate includes a bending region for bending, wherein a distance between the first buffer units in a same row on the bending region is from The distance between the two sides of the second buffer unit uniformly decreases toward the center position from both sides, or the first buffer unit located on the bending area decreases from the two sides to the center position, or the first row in the same row on the bending area.
  • the spacing between the buffer units and the spacing between the second buffer units in the same row decrease uniformly from both sides to the center position.
  • the signal line is divided into a data line and a gate line, the data line is arranged in an array, and the gate line is arranged in a row;
  • the buffer layer includes buffer units for setting the data line and the gate line at the same time and arranged at intervals;
  • the buffer unit is disposed below an intersection of the data line and the gate line.
  • the flexible substrate includes a bending region for bending, wherein a distance between the buffer units in the same row on the bending region is from both sides The distance between the buffer units uniformly decreasing toward the center position, or the counterparts located on the bending area from the two sides to the center position uniformly decreasing, or the distance between the buffer units in the same row on the bending area and The spacing between the buffer units in the same row decreases uniformly from both sides to the center position.
  • the present application also relates to a display panel including a flexible array substrate, an organic light emitting layer provided on the flexible array substrate, and a cathode provided on the organic light emitting layer;
  • the flexible array substrate includes:
  • a pixel electrode is disposed in the pixel area and is electrically connected to the signal line;
  • the outer contour shape of the buffer layer in the cross-sectional direction on the array substrate is a curved shape or a broken line shape with fluctuations, so that the signal line has the curved shape or the broken line shape.
  • the curve having high and low fluctuations is a wavy line shape or a pulse shape.
  • the buffer layer is composed of a plurality of unit layers, and each unit layer is provided with a through hole or a groove to release bending stress.
  • the signal line is divided into a data line and a gate line, the data line is arranged in an array, and the gate line is arranged in a row;
  • the buffer The layer includes a first buffer unit for setting the data lines at intervals and a second buffer unit for setting the gate lines at intervals;
  • Each of the data lines is correspondingly provided on a plurality of the first buffer units, and each of the gate lines is correspondingly provided on a plurality of the second buffer units; and the first buffer unit and the first buffer unit The two buffer units are out of phase.
  • the flexible substrate includes a bending region for bending, wherein a distance between the first buffer units in a same row on the bending region is from two The center of the side is uniformly decreasing, or the distance between the counterparts of the second buffer unit located on the bending area is uniformly decreasing from both sides to the center, or the first buffer is located in the same row on the bending area.
  • the spacing between the units and the spacing between the second buffer units in the same row decrease uniformly from both sides to the center position.
  • the signal line is divided into a data line and a gate line, the data line is arranged in an array, and the gate line is arranged in a row;
  • the buffer The layer includes buffer units for setting the data line and the gate line at the same time and spaced apart;
  • the buffer unit is disposed below an intersection of the data line and the gate line.
  • the flexible substrate includes a bending region for bending, wherein a distance between the buffer units in the same row on the bending region is from two sides toward The center position decreases uniformly, or the distance between the buffer units in the same row on the bending area decreases uniformly from both sides to the center position, or the distance between the buffer units and the same row in the same row on the bending area.
  • the intervals between the buffer units are uniformly decreased from both sides to the center position.
  • the flexible array substrate and the display panel of the present application provide curved or folded signal lines with high and low fluctuations on the buffer layer, so that the signal lines have a response to bending when they are bent.
  • the performance of the stress solves the technical problem that the existing display panel has a large folding range, and the signal line is subject to a large stress, which easily breaks the new signal line, resulting in a short-term defective display panel.
  • FIG. 1 is a schematic plan view of a first embodiment of a flexible array substrate of the present application
  • FIG. 2 is a schematic cross-sectional structure view of a first embodiment of a flexible array substrate of the present application along a data line;
  • FIG. 3 is a schematic cross-sectional structure view along a gate line of the first embodiment of the flexible array substrate of the present application;
  • FIG. 4 is a schematic plan view of a second embodiment of a flexible array substrate of the present application.
  • FIG. 5 is a schematic structural diagram of a first embodiment of a display panel of the present application.
  • FIG. 1 is a schematic plan view of a first embodiment of a flexible array substrate of the present application.
  • FIG. 2 is a cross-sectional view of a first embodiment of the flexible array substrate of the present application along a gate line. Schematic diagram of the structure;
  • FIG. 3 is a schematic cross-sectional structure diagram of the first embodiment of the flexible array substrate of the present application along the data line.
  • the flexible array substrate of the first embodiment includes a flexible substrate 11, a buffer layer, a signal line, and a pixel electrode 14.
  • the buffer layer is formed on the flexible substrate 11; a plurality of signal lines are disposed on the buffer layer, and the plurality of signal lines cross each other to form a plurality of pixel areas; the pixel electrode 14 is disposed in the pixel area and is electrically connected to the signal lines; The zones are arranged in an array.
  • the outer contour shape of the buffer layer in the cross-sectional direction on the array substrate is a curved shape or a broken line shape with fluctuations, so that the signal line has the curved shape or a broken line shape.
  • a buffer layer is formed on the flexible substrate 11 and signal lines are provided on the buffer layer. Since the buffer layer is arranged in an array, the signal lines provided on the buffer layer have a high and low fluctuation. Curved or broken line. Therefore, when the signal line is subjected to a bending stress, the signal line has an anti-stretching ability, thereby protecting the signal line from being damaged.
  • the specific formation of the signal lines in the cross-sectional direction of the array substrate depends on the specific shape of the buffer layer.
  • the curve shape with fluctuations is wavy or pulse-shaped.
  • the first buffer The sections of the unit 121 and the second buffer unit 122 are isosceles ladders, and the data lines 131 and the gate lines 132 are both in a broken line shape.
  • the signal lines are divided into data lines 131 and gate lines 132.
  • the data lines 131 are arranged in columns, and the gate lines 132 are arranged in rows.
  • the buffer layer includes A first buffer unit 121 for setting the data lines 131 at intervals and a second buffer unit 122 for setting the gate lines 132 at intervals;
  • Each data line 131 is correspondingly disposed on a plurality of first buffer units 121, and each gate line 132 is correspondingly disposed on a plurality of second buffer units 122; and the first buffer units 121 and the second buffer units 122 are disposed in phase with each other. .
  • the first buffer unit 121 and the second buffer unit 122 respectively correspond to the data line 131 and the gate line 132. Since the data lines 131 and the gate line 132 have different wirings, this arrangement improves the buffer layer alignment. Data lines 131 and gate lines 132 support stability. That is, the extension direction of the first buffer unit 121 is consistent with the extension direction of the data line 131, and the extension direction of the second buffer unit 122 is consistent with the extension direction of the gate line 132.
  • the flexible substrate 11 includes a bending area 11a for bending, wherein the distance between the first buffer units 121 in the same row and the distance between the second buffer units 122 in the same row on the bending area 11a are both two.
  • the lateral center position decreases uniformly.
  • This arrangement improves the performance of the data line 131 and the gate line 132 against bending stress.
  • the area in the middle of the bending area 11a is subjected to the greatest bending stress and gradually decreases to both sides. Therefore, when the distance between the first buffer unit 121 in the same row and the distance between the second buffer unit 122 in the same row decreases uniformly from both sides to the center position, the density of the first buffer unit 121 and the second buffer unit 122 is increased, and further, The undulation density of the data lines 131 and the gate lines 132 is increased, which reduces the bending stress and further protects the signal lines.
  • the array substrate can achieve vertical and horizontal bending.
  • the buffer layer located in the bending area 11a is composed of a plurality of unit layers, each unit layer is provided with through holes or grooves, and the through holes or grooves between adjacent unit layers are staggered.
  • the four data lines 131 and the four gate lines 132 are taken as an example for description, but it is not limited thereto. Among them, four data lines 131 are connected to the source driving circuit 15, four gate lines 132 are connected to the gate driving circuit 16, and the pixel electrode 14 is connected to the data line 131 and the gate line 132 through a thin film transistor 17.
  • the difference between this embodiment and the first embodiment is that the signal line is divided into a data line 231 and a gate line 232.
  • the gate lines 232 are arranged in a row; the buffer layer includes buffer units 221 for spaced data lines 231 and gate lines 232 at the same time; Below the intersection of line 232.
  • the buffer units 221 and other buffer units 221 provided under the data line 231 are arranged in an array.
  • the flexible substrate 21 includes a bending region 21a for bending, wherein a distance between the same-row buffer units 221 and a counterpart buffer unit 221 are located on the bending region 21a. When the distance between them decreases uniformly from both sides to the center position, the horizontal and vertical bending of the array substrate can be realized.
  • the lengths of the data lines 231 and the gate lines 232 overlapped on the buffer unit 221 are equal.
  • the stress balance of the data lines 231 and the gate lines 232 is ensured, and the safety of the data lines 231 and the gate lines 232 is improved.
  • the lateral bending of the array substrate can be achieved.
  • the length of the data line 231 overlapping the buffer unit 221 is greater than The length of the gate line 232 overlapped on the buffer unit 221; when the distance between the counterpart buffer units 221 located on the bending area 21a decreases uniformly from both sides to the center position, the data line 231 is overlapped on the buffer unit 221
  • the length is shorter than the length of the gate line 232 overlapped on the buffer unit 221, and the longitudinal bending of the array substrate can be realized.
  • the present application also relates to a display panel including a flexible array substrate 31, an organic light emitting layer 32 provided on the flexible array substrate 31, and a cathode 33 provided on the organic light emitting layer 32;
  • the flexible array substrate includes:
  • a pixel electrode is disposed in the pixel area and is electrically connected to the signal line;
  • the outer contour shape of the buffer layer in the cross-sectional direction on the array substrate is a curved shape or a broken line shape with fluctuations, so that the signal line has the curved shape or the broken line shape.
  • the curve having high and low fluctuations is a wavy line shape or a pulse shape.
  • the signal line is divided into a data line and a gate line, the data line is arranged in an array, and the gate line is arranged in a row;
  • the buffer The layer includes a first buffer unit for setting the data lines at intervals and a second buffer unit for setting the gate lines at intervals;
  • Each of the data lines is correspondingly provided on a plurality of the first buffer units, and each of the gate lines is correspondingly provided on a plurality of the second buffer units; and the first buffer unit and the first buffer unit The two buffer units are out of phase.
  • the flexible substrate includes a bending region for bending, wherein a distance between the first buffer units in a same row on the bending region is from two The center of the side is uniformly decreasing, or the distance between the counterparts of the second buffer unit located on the bending area is uniformly decreasing from both sides to the center, or the first buffer is located in the same row on the bending area.
  • the spacing between the units and the spacing between the second buffer units in the same row decrease uniformly from both sides to the center position.
  • the buffer layer located in the bending area is composed of multiple unit layers, each unit layer is provided with through holes or grooves, and the through holes or grooves between adjacent unit layers are staggered.
  • the difference from the first embodiment of the display panel is that the signal line is divided into a data line and a gate line, and the data lines are arranged in an array.
  • the gate lines are arranged in a row;
  • the buffer layer includes buffer units for setting the data lines and the gate lines at a time;
  • the buffer unit is disposed below an intersection of the data line and the gate line.
  • the flexible substrate includes a bending region for bending, wherein a distance between the buffer units in the same row on the bending region is from both sides The distance between the buffer units uniformly decreasing toward the center position, or the counterparts located on the bending area from the two sides to the center position uniformly decreasing, or the distance between the buffer units in the same row on the bending area and The spacing between the buffer units in the same row decreases uniformly from both sides to the center position.
  • the flexible array substrate and the display panel of the present application provide curved or folded signal lines with high and low fluctuations on the buffer layer, so that the signal lines have a response to bending when they are bent.
  • the performance of the stress solves the technical problem that the existing display panel has a large folding range, and the signal line is subject to a large stress, which easily breaks the new signal line, resulting in a short-term defective display panel.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

本申请提供一种柔性阵列基板和显示面板，包括柔性衬底、缓冲层、信号线和像素电极；缓冲层形成于柔性衬底上；多根信号线设置在缓冲层上，信号线在阵列基板的截面方向的形状呈具有高低起伏的曲线状或折线状。本申请通过将具有高低起伏的曲线状或折线状的信号线设置在缓冲层上，使得信号线在弯折时具有应对弯折应力的性能。

Description

柔性阵列基板和显示面板 技术领域
本申请涉及一种显示技术领域，特别涉及一种柔性阵列基板和显示面板。
 背景技术
随着信息社会的发展，有机电激发光二极管（OLED）由于同时具备自发光，不需背光源、对比度高、厚度薄、视角广、反应速度快、可用于挠曲性面板、使用温度范围广、构造及制程较简单等优异之特性，被认为是下一代的平面显示器新兴应用技术。
OLED器件结构是由阳极（ITO）、阴极以及夹在两者之间的有机功能层构成。其中的有机功能层包括HIL、HTL、EML、ETL等层构成。为了扩大有机发光器件的应用范围并将有机发光器件商业化，已经发展增加有机发光器件的效率和降低驱动电压的技术及柔性技术。
目前柔性装置主要有：柔性有机电致发光显示装置，柔性电子墨水阵列，和柔性液晶阵列，其中柔性有机电致发光装置已经取得广泛商业化应用。显示面板是柔性先死装置的主要器件，传统的显示面板主要包括：多个子像素和多根信号线，多根信号线包括交叉排布的栅极和数据线，每个子像素位于交叉排布的栅极与数据线所围成的区域中。
通常显示面板可以沿该显示面板的长边所在方向和/或短边所在方向折叠，但是若对显示面板折叠的幅度较大，信号线所受应力较大，容易将新信号线折断，导致显示面板出现短线不良。
 技术问题
本申请实施例提供一种柔性阵列基板和显示面板；以解决现有的显示面板折叠的幅度较大，信号线所受应力较大，容易将新信号线折断，导致显示面板出现短线不良的技术问题。
 技术解决方案
本申请实施例提供一种柔性阵列基板，其包括：
柔性衬底；
缓冲层，形成于所述柔性衬底上；
多根信号线，设置在所述缓冲层上，多根所述信号线相互交叉围成多个像素区域；以及
像素电极，设置在所述像素区域内，且电性连接所述信号线；
其中所述缓冲层在所述阵列基板上的截面方向的外轮廓形状呈具有高低起伏的曲线状或折线状，以使所述信号线呈所述曲线状或所述折线状；
所述具有高低起伏的曲线状为波浪线状或脉冲型曲线状；且所述缓冲层由多个单元层构成，每个单元层均设置有通孔或凹槽，以释放弯折应力。
在本申请的柔性阵列基板的第一技术方案中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于设置所述数据线且间隔设置的第一缓冲单元和用于设置所述栅极线且间隔设置的第二缓冲单元；
每条所述数据线对应设置在多个所述第一缓冲单元上，每条所述栅极线对应设置在多个所述第二缓冲单元上；且所述第一缓冲单元和所述第二缓冲单元相错设置。
在本申请的柔性阵列基板的第一技术方案中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述第一缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述第二缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述第一缓冲单元之间间距和同行所述第二缓冲单元之间的间距均从两侧向中心位置均匀递减。
在本申请的柔性阵列基板的第二技术方案中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于同时设置所述数据线和所述栅极线的且间隔设置的缓冲单元；
所述缓冲单元设置在所述数据线和所述栅极线的交叉处下方。
在本申请的柔性阵列基板的第二技术方案中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述缓冲单元之间间距和同行所述缓冲单元之间的间距均从两侧向中心位置均匀递减。
本申请提供另一种柔性阵列基板，其包括：
柔性衬底；
缓冲层，形成于所述柔性衬底上；
多根信号线，设置在所述缓冲层上，多根所述信号线相互交叉围成多个像素区域；以及
像素电极，设置在所述像素区域内，且电性连接所述信号线；
其中，所述缓冲层在所述阵列基板上的截面方向的外轮廓形状呈具有高低起伏的曲线状或折线状，以使所述信号线呈所述曲线状或所述折线状。
在本申请的柔性阵列基板中，所述具有高低起伏的曲线为波浪线状或脉冲型曲线状。
在本申请的柔性阵列基板中，所述缓冲层由多个单元层构成，每个单元层均设置有通孔或凹槽，以释放弯折应力。
在本申请的柔性阵列基板的第一实施例中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于设置所述数据线且间隔设置的第一缓冲单元和用于设置所述栅极线且间隔设置的第二缓冲单元；
每条所述数据线对应设置在多个所述第一缓冲单元上，每条所述栅极线对应设置在多个所述第二缓冲单元上；且所述第一缓冲单元和所述第二缓冲单元相错设置。
在本申请的柔性阵列基板的第一实施例中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述第一缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述第二缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述第一缓冲单元之间间距和同行所述第二缓冲单元之间的间距均从两侧向中心位置均匀递减。
在本申请的柔性阵列基板的第二实施例中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于同时设置所述数据线和所述栅极线的且间隔设置的缓冲单元；
所述缓冲单元设置在所述数据线和所述栅极线的交叉处下方。
在本申请的柔性阵列基板的第二实施例中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述缓冲单元之间间距和同行所述缓冲单元之间的间距均从两侧向中心位置均匀递减。
本申请还涉及一种显示面板，其包括柔性阵列基板、设置在所述柔性阵列基板上的有机发光层、设置在所述有机发光层上的阴极；
所述柔性阵列基板包括：
柔性衬底；
缓冲层，形成于所述柔性衬底上；
多根信号线，设置在所述缓冲层上，多根所述信号线相互交叉围成多个像素区域；以及
像素电极，设置在所述像素区域内，且电性连接所述信号线；
其中，所述缓冲层在所述阵列基板上的截面方向的外轮廓形状呈具有高低起伏的曲线状或折线状，以使所述信号线呈所述曲线状或所述折线状。
在本申请的显示面板中，所述具有高低起伏的曲线为波浪线状或脉冲型曲线状。
在本申请的显示面板中，所述缓冲层由多个单元层构成，每个单元层均设置有通孔或凹槽，以释放弯折应力。
在本申请的显示面板的第一实施例中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于设置所述数据线且间隔设置的第一缓冲单元和用于设置所述栅极线且间隔设置的第二缓冲单元；
每条所述数据线对应设置在多个所述第一缓冲单元上，每条所述栅极线对应设置在多个所述第二缓冲单元上；且所述第一缓冲单元和所述第二缓冲单元相错设置。
在本申请的显示面板的第一实施例中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述第一缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述第二缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述第一缓冲单元之间间距和同行所述第二缓冲单元之间的间距均从两侧向中心位置均匀递减。
在本申请的显示面板的第二实施例中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于同时设置所述数据线和所述栅极线的且间隔设置的缓冲单元；
所述缓冲单元设置在所述数据线和所述栅极线的交叉处下方。
在本申请的显示面板的第二实施例中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述缓冲单元之间间距和同行所述缓冲单元之间的间距均从两侧向中心位置均匀递减。
 有益效果
相较于现有技术的显示面板，本申请的柔性阵列基板和显示面板通过将具有高低起伏的曲线状或折线状的信号线设置在缓冲层上，使得信号线在弯折时具有应对弯折应力的性能，解决现有的显示面板折叠的幅度较大，信号线所受应力较大，容易将新信号线折断，导致显示面板出现短线不良的技术问题。
 附图说明
为了更清楚地说明本申请实施例或现有技术中的技术方案，下面对实施例中所需要使用的附图作简单的介绍。下面描述中的附图仅为本申请的部分实施例，对于本领域普通技术人员而言，在不付出创造性劳动的前提下，还可以根据这些附图获取其他的附图。
图1为本申请的柔性阵列基板的第一实施例的俯视结构示意图；
图2为本申请的柔性阵列基板的第一实施例的沿着数据线的剖视结构示意图；
图3为本申请的柔性阵列基板的第一实施例的沿着栅极线的剖视结构示意图；
图4为本申请的柔性阵列基板的第二实施例的俯视结构示意图；
图5为本申请的显示面板的第一实施例的结构示意图。
 本发明的实施方式
请参照附图中的图式，其中相同的组件符号代表相同的组件。以下的说明是基于所例示的本申请具体实施例，其不应被视为限制本申请未在此详述的其它具体实施例。
请参照图1至图3，图1为本申请的柔性阵列基板的第一实施例的俯视结构示意图；图2为本申请的柔性阵列基板的第一实施例的沿着栅极线的剖视结构示意图；图3为本申请的柔性阵列基板的第一实施例的沿着数据线的剖视结构示意图。
本第一实施例的柔性阵列基板，其包括柔性衬底11、缓冲层、信号线和像素电极14。
缓冲层形成于柔性衬底11上；多根信号线设置在缓冲层上，多根信号线相互交叉围成多个像素区域；像素电极14设置在像素区域内，且电性连接信号线；像素区呈阵列式排布。
其中，缓冲层在阵列基板上的截面方向的外轮廓形状呈具有高低起伏的曲线状或折线状，以使信号线呈所述曲线状或折线状。
本申请的第一实施例在柔性衬底11上形成缓冲层，并在缓冲层上设置信号线，由于缓冲层呈阵列式排布，进而使得设置在缓冲层上的信号线呈具有高低起伏的曲线状或折线状。因此，使得信号线受到弯折应力时，信号线具有抗拉伸的能力，从而保护的信号线不受损伤。
另外，信号线在阵列基板的截面方向的具体形成取决于缓冲层的具体形状。比如当缓冲层的第一缓冲单元121和第二缓冲单元122的截面为波峰状时，具有高低起伏的曲线状为波浪线状或脉冲型曲线状；在本第一实施例中，第一缓冲单元121和第二缓冲单元122的截面为等腰梯形状，数据线131和栅极线132均为折线状。
在本申请的柔性阵列基板的第一实施例中，信号线分为数据线131和栅极线132，数据线131呈列式排布，栅极线132呈行式排布；缓冲层包括用于设置数据线131且间隔设置的第一缓冲单元121和用于设置栅极线132且间隔设置的第二缓冲单元122；
每条数据线131对应设置在多个第一缓冲单元121上，每条栅极线132对应设置在多个第二缓冲单元122上；且第一缓冲单元121和第二缓冲单元122相错设置。
通过将第一缓冲单元121和第二缓冲单元122各自对应于数据线131和栅极线132，由于数据线131和栅极线132的走线不同，因此这样的设置，提高了缓冲层分别对数据线131和栅极线132支撑的稳定性。即第一缓冲单元121的延伸方向和数据线131的延伸方向一致，第二缓冲单元122的延伸方向和栅极线132的延伸方向一致。
进一步的，柔性衬底11包括用于弯折的弯折区11a，其中，位于弯折区11a上的同列第一缓冲单元121之间间距和同行第二缓冲单元122之间的间距均从两侧向中心位置均匀递减。
这样的设置，提高了数据线131和栅极线132对抗弯折应力的性能。
可以理解的是，当阵列基板发生弯折时，弯折区11a中间的区域受到的弯折应力最大，且逐渐向两侧递减。因此当同列第一缓冲单元121之间的间距和同行第二缓冲单元122之间的间距从两侧向中心位置均匀递减时，提高了第一缓冲单元121和第二缓冲单元122的密度，进而提高了数据线131和栅极线132的起伏密度，起到减低弯折应力的作用，进一步保护了信号线。
另外，由于同列第一缓冲单元121之间的间距和同行第二缓冲单元122之间的间距均从两侧向中心位置均匀递减，使得阵列基板实现纵向和横向的弯折。
当然，在本申请中，位于弯折区上，可以只有同列第一缓冲单元之间间距从两侧向中心位置均匀递减，这样便可以实现阵列基板的横向弯折；位于弯折区上的，可以只有同行第二缓冲单元之间间距从两侧向中心位置均匀递减，这样便可以实现阵列基板的纵向弯折。
进一步的，将位于弯折区11a的缓冲层由多个单元层构成，每个单元层均设置有通孔或凹槽，且相邻单元层之间的通孔或凹槽相错设置。这样的设置，当缓冲层受到弯折应力时，位于弯折区外围的通孔或凹槽受拉伸力孔径变大，位于弯折区内圈的通孔或凹槽受挤压力孔径变小，从而起到降低弯折应力的作用，进而保护了设置在缓冲层上的信号线。
在本第一实施例中，以四根数据线131和四根栅极线132为例进行说明，但并不限于此。其中四根数据线131连接于源驱动电路15，四根栅极线132连接于栅驱动电路16，像素电极14通过薄膜三极管17连接于数据线131和栅极线132。
请参照图4，在本申请的柔性阵列基板的第二实施例中，本实施例和第一实施例的不同之处在于，信号线分为数据线231和栅极线232，数据线231呈列式排布，栅极线232呈行式排布；缓冲层包括用于同时设置数据线231和栅极线232的且间隔设置的缓冲单元221；缓冲单元221设置在数据线231和栅极线232的交叉处下方。
通过一个缓冲单元221同时设置一根数据线231和一根栅极线232，简化了缓冲单元221的布置，节省了材料。
另外，当剩余一根数据线231没有跟栅极线232相交时，该数据线231下设置的缓冲单元221和其他的缓冲单元221呈阵列布置。
在本申请的柔性阵列基板的第二实施例中，柔性衬底21包括用于弯折的弯折区21a，其中，位于弯折区21a上的同列缓冲单元221之间间距和同行缓冲单元221之间的间距均从两侧向中心位置均匀递减时，可以实现阵列基板的横向和纵向弯折。
其中，数据线231和栅极线232搭接在缓冲单元221上的长度相等。当阵列基板进行动态横向和纵向弯折，保证了数据线231和栅极线232受到的应力均衡，提高了数据线231和栅极线232的安全性。
另外，当位于弯折区21a上的同列缓冲单元221之间间距从两侧向中心位置均匀递减，这样便可以实现阵列基板的横向弯折，数据线231搭接在缓冲单元221上的长度大于栅极线232搭接在缓冲单元221上的长度；当位于弯折区21a上的同行缓冲单元221之间间距从两侧向中心位置均匀递减时，数据线231搭接在缓冲单元221上的长度小于栅极线232搭接在缓冲单元221上的长度，可以实现阵列基板的纵向弯折。
请参照图5，本申请还涉及一种显示面板，其包括柔性阵列基板31、设置在柔性阵列基板31上的有机发光层32、设置在有机发光层32上的阴极33；
所述柔性阵列基板包括：
柔性衬底；
缓冲层，形成于所述柔性衬底上；
多根信号线，设置在所述缓冲层上，多根所述信号线相互交叉围成多个像素区域；以及
像素电极，设置在所述像素区域内，且电性连接所述信号线；
其中，所述缓冲层在所述阵列基板上的截面方向的外轮廓形状呈具有高低起伏的曲线状或折线状，以使所述信号线呈所述曲线状或所述折线状。
在本申请的显示面板中，所述具有高低起伏的曲线为波浪线状或脉冲型曲线状。
在本申请的显示面板的第一实施例中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于设置所述数据线且间隔设置的第一缓冲单元和用于设置所述栅极线且间隔设置的第二缓冲单元；
每条所述数据线对应设置在多个所述第一缓冲单元上，每条所述栅极线对应设置在多个所述第二缓冲单元上；且所述第一缓冲单元和所述第二缓冲单元相错设置。
在本申请的显示面板的第一实施例中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述第一缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述第二缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述第一缓冲单元之间间距和同行所述第二缓冲单元之间的间距均从两侧向中心位置均匀递减。
进一步的，将位于弯折区的缓冲层由多个单元层构成，每个单元层均设置有通孔或凹槽，且相邻单元层之间的通孔或凹槽相错设置。这样的设置，当缓冲层受到弯折应力时，位于弯折区外围的通孔或凹槽受拉伸力孔径变大，位于弯折区内圈的通孔或凹槽受挤压力孔径变小，从而起到降低弯折应力的作用，进而保护了设置在缓冲层上的信号线。
在本申请的显示面板的第二实施例中，和显示面板的第一实施例的不同之处在于，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于同时设置所述数据线和所述栅极线的且间隔设置的缓冲单元；
所述缓冲单元设置在所述数据线和所述栅极线的交叉处下方。
在本申请的柔性阵列基板的第二实施例中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述缓冲单元之间间距和同行所述缓冲单元之间的间距均从两侧向中心位置均匀递减。
相较于现有技术的显示面板，本申请的柔性阵列基板和显示面板通过将具有高低起伏的曲线状或折线状的信号线设置在缓冲层上，使得信号线在弯折时具有应对弯折应力的性能，解决现有的显示面板折叠的幅度较大，信号线所受应力较大，容易将新信号线折断，导致显示面板出现短线不良的技术问题。
本申请尽管已经相对于一个或多个实现方式示出并描述了本公开，但是本领域技术人员基于对本说明书和附图的阅读和理解将会想到等价变型和修改。本公开包括所有这样的修改和变型，并且仅由所附权利要求的范围限制。此外，尽管本公开的特定特征已经相对于若干实现方式中的仅一个被公开，但是这种特征可以与如可以对给定或特定应用而言是期望和有利的其他实现方式的一个或多个其他特征组合。而且，就术语“包括”、“具有”、“含有”或其变形被用在具体实施方式或权利要求中而言，这样的术语旨在以与术语“包含”相似的方式包括。
综上所述，虽然本申请已以实施例揭露如上，实施例前的序号，如“第一”、“第二”等仅为描述方便而使用，对本申请各实施例的顺序不造成限制。并且，上述实施例并非用以限制本申请，本领域的普通技术人员，在不脱离本申请的精神和范围内，均可作各种更动与润饰，因此本申请的保护范围以权利要求界定的范围为准。

Claims (19)

  1. 一种柔性阵列基板，其包括：
    柔性衬底；
    缓冲层，形成于所述柔性衬底上；
    多根信号线，设置在所述缓冲层上，多根所述信号线相互交叉围成多个像素区域；以及
    像素电极，设置在所述像素区域内，且电性连接所述信号线；
    其中所述缓冲层在所述阵列基板上的截面方向的外轮廓形状呈具有高低起伏的曲线状或折线状，以使所述信号线呈所述曲线状或所述折线状；
    所述具有高低起伏的曲线状为波浪线状或脉冲型曲线状；且所述缓冲层由多个单元层构成，每个单元层均设置有通孔或凹槽，以释放弯折应力。
  2. 根据权利要求1所述的柔性阵列基板，其中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于设置所述数据线且间隔设置的第一缓冲单元和用于设置所述栅极线且间隔设置的第二缓冲单元；
    每条所述数据线对应设置在多个所述第一缓冲单元上，每条所述栅极线对应设置在多个所述第二缓冲单元上；且所述第一缓冲单元和所述第二缓冲单元相错设置。
  3. 根据权利要求2所述的柔性阵列基板，其中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述第一缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述第二缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述第一缓冲单元之间间距和同行所述第二缓冲单元之间的间距均从两侧向中心位置均匀递减。
  4. 根据权利要求1所述的柔性阵列基板，其中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于同时设置所述数据线和所述栅极线的且间隔设置的缓冲单元；
    所述缓冲单元设置在所述数据线和所述栅极线的交叉处下方。
  5. 根据权利要求4所述的柔性阵列基板，其中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述缓冲单元之间间距和同行所述缓冲单元之间的间距均从两侧向中心位置均匀递减。
  6. 一种柔性阵列基板，其包括：
    柔性衬底；
    缓冲层，形成于所述柔性衬底上；
    多根信号线，设置在所述缓冲层上，多根所述信号线相互交叉围成多个像素区域；以及
    像素电极，设置在所述像素区域内，且电性连接所述信号线；
    其中，所述缓冲层在所述阵列基板上的截面方向的外轮廓形状呈具有高低起伏的曲线状或折线状，以使所述信号线呈所述曲线状或所述折线状。
  7. 根据权利要求6所述的柔性阵列基板，其中，所述具有高低起伏的曲线状为波浪线状或脉冲型曲线状。
  8. 根据权利要求6所述的柔性阵列基板，其中，所述缓冲层由多个单元层构成，每个单元层均设置有通孔或凹槽，以释放弯折应力。
  9. 根据权利要求6所述的柔性阵列基板，其中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于设置所述数据线且间隔设置的第一缓冲单元和用于设置所述栅极线且间隔设置的第二缓冲单元；
    每条所述数据线对应设置在多个所述第一缓冲单元上，每条所述栅极线对应设置在多个所述第二缓冲单元上；且所述第一缓冲单元和所述第二缓冲单元相错设置。
  10. 根据权利要求9所述的柔性阵列基板，其中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述第一缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述第二缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述第一缓冲单元之间间距和同行所述第二缓冲单元之间的间距均从两侧向中心位置均匀递减。
  11. 根据权利要求6所述的柔性阵列基板，其中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于同时设置所述数据线和所述栅极线的且间隔设置的缓冲单元；
    所述缓冲单元设置在所述数据线和所述栅极线的交叉处下方。
  12. 根据权利要求11所述的柔性阵列基板，其中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述缓冲单元之间间距和同行所述缓冲单元之间的间距均从两侧向中心位置均匀递减。
  13. 一种显示面板，其包括柔性阵列基板、设置在所述柔性阵列基板上的有机发光层、设置在所述有机发光层上的阴极；
    所述柔性阵列基板包括：
    柔性衬底；
    缓冲层，形成于所述柔性衬底上；
    多根信号线，设置在所述缓冲层上，多根所述信号线相互交叉围成多个像素区域；以及
    像素电极，设置在所述像素区域内，且电性连接所述信号线；
    其中，所述缓冲层在所述阵列基板上的截面方向的外轮廓形状呈具有高低起伏的曲线状或折线状，以使所述信号线呈所述曲线状或所述折线状。
  14. 根据权利要求13所述的显示面板，其中，所述具有高低起伏的曲线为波浪线状或脉冲型曲线状。
  15. 根据权利要求13所述的显示面板，其中，所述缓冲层由多个单元层构成，每个单元层均设置有通孔或凹槽，以释放弯折应力。
  16. 根据权利要求13所述的显示面板，其中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于设置所述数据线且间隔设置的第一缓冲单元和用于设置所述栅极线且间隔设置的第二缓冲单元；
    每条所述数据线对应设置在多个所述第一缓冲单元上，每条所述栅极线对应设置在多个所述第二缓冲单元上；且所述第一缓冲单元和所述第二缓冲单元相错设置。
  17. 根据权利要求16所述的显示面板，其中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述第一缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述第二缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述第一缓冲单元之间间距和同行所述第二缓冲单元之间的间距均从两侧向中心位置均匀递减。
  18. 根据权利要求13所述的显示面板，其中，所述信号线分为数据线和栅极线，所述数据线呈列式排布，所述栅极线呈行式排布；所述缓冲层包括用于同时设置所述数据线和所述栅极线的且间隔设置的缓冲单元；
    所述缓冲单元设置在所述数据线和所述栅极线的交叉处下方。
  19. 根据权利要求18所述的显示面板，其中，所述柔性衬底包括用于弯折的弯折区，其中，位于所述弯折区上的同列所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同行所述缓冲单元之间间距从两侧向中心位置均匀递减、或位于所述弯折区上的同列所述缓冲单元之间间距和同行所述缓冲单元之间的间距均从两侧向中心位置均匀递减。
PCT/CN2018/104271 2018-08-03 2018-09-06 柔性阵列基板和显示面板 Ceased WO2020024360A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US16/464,571 US11049922B2 (en) 2018-08-03 2018-09-06 Flexible array substrate and display panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201810874657.9 2018-08-03
CN201810874657.9A CN109037295A (zh) 2018-08-03 2018-08-03 柔性阵列基板和显示面板

Publications (1)

Publication Number Publication Date
WO2020024360A1 true WO2020024360A1 (zh) 2020-02-06

Family

ID=64648169

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2018/104271 Ceased WO2020024360A1 (zh) 2018-08-03 2018-09-06 柔性阵列基板和显示面板

Country Status (3)

Country Link
US (1) US11049922B2 (zh)
CN (1) CN109037295A (zh)
WO (1) WO2020024360A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110931530B (zh) * 2019-11-26 2022-07-12 武汉华星光电半导体显示技术有限公司 显示面板及其制作方法
CN111146259A (zh) * 2019-12-31 2020-05-12 武汉华星光电半导体显示技术有限公司 一种显示面板及显示装置
CN111757592B (zh) * 2020-06-18 2021-12-10 昆山国显光电有限公司 一种柔性电路板和显示屏体组件
CN116014065B (zh) * 2021-10-22 2025-09-26 南方科技大学 柔性电极及其制备和电池
CN115877984A (zh) * 2022-12-15 2023-03-31 昆山国显光电有限公司 触控面板和触控显示装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1523435A (zh) * 2002-12-03 2004-08-25 三星电子株式会社 用于液晶显示器的薄膜晶体管阵列面板
CN102326192A (zh) * 2009-02-26 2012-01-18 株式会社理光 显示装置以及修复显示装置的方法
CN204964955U (zh) * 2015-07-28 2016-01-13 合肥鑫晟光电科技有限公司 电连接结构、阵列基板和显示装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101965257B1 (ko) * 2012-10-08 2019-04-04 삼성디스플레이 주식회사 플렉시블 표시 장치
US9601557B2 (en) * 2012-11-16 2017-03-21 Apple Inc. Flexible display
US9740035B2 (en) * 2013-02-15 2017-08-22 Lg Display Co., Ltd. Flexible organic light emitting display device and method for manufacturing the same
CN103730476A (zh) * 2013-12-27 2014-04-16 京东方科技集团股份有限公司 阵列基板及显示装置
US9276055B1 (en) 2014-08-31 2016-03-01 Lg Display Co., Ltd. Display device with micro cover layer and manufacturing method for the same
CN106298798A (zh) * 2015-06-04 2017-01-04 昆山工研院新型平板显示技术中心有限公司 柔性显示器件及其制造方法
CN105206763B (zh) * 2015-10-21 2018-01-23 京东方科技集团股份有限公司 柔性显示器及其制造方法
CN106920800B (zh) * 2015-12-25 2019-07-23 昆山工研院新型平板显示技术中心有限公司 柔性显示器件及其形成方法
KR102455724B1 (ko) * 2016-04-21 2022-10-19 삼성디스플레이 주식회사 플렉서블 표시 장치
JP2018155999A (ja) * 2017-03-21 2018-10-04 株式会社ジャパンディスプレイ 表示装置
KR102393377B1 (ko) * 2017-08-07 2022-05-03 삼성디스플레이 주식회사 디스플레이 장치

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1523435A (zh) * 2002-12-03 2004-08-25 三星电子株式会社 用于液晶显示器的薄膜晶体管阵列面板
CN102326192A (zh) * 2009-02-26 2012-01-18 株式会社理光 显示装置以及修复显示装置的方法
CN204964955U (zh) * 2015-07-28 2016-01-13 合肥鑫晟光电科技有限公司 电连接结构、阵列基板和显示装置

Also Published As

Publication number Publication date
US11049922B2 (en) 2021-06-29
CN109037295A (zh) 2018-12-18
US20200335567A1 (en) 2020-10-22

Similar Documents

Publication Publication Date Title
WO2020024360A1 (zh) 柔性阵列基板和显示面板
KR102374751B1 (ko) 백플레인 기판 및 이를 적용한 플렉서블 디스플레이
US9886063B2 (en) Backplane substrate and flexible display using the same
WO2022151526A1 (zh) 可拉伸显示模组及可拉伸显示设备
CN108428731A (zh) 柔性oled显示面板及柔性oled显示装置
WO2022151583A1 (zh) 可拉伸显示面板及显示装置
WO2021035886A1 (zh) 一种显示面板及显示装置
TWI657699B (zh) 顯示面板
WO2020155287A1 (zh) 显示面板及显示装置
WO2020082540A1 (zh) 柔性oled面板及其制作方法
CN112201680A (zh) 一种显示面板及显示装置
WO2022151528A1 (zh) 可拉伸显示模组
WO2021104049A1 (zh) 有机发光二极管显示基板、显示面板和装置
WO2018152879A1 (zh) 一种阵列基板及amoled显示装置
US11670198B2 (en) Flexible display panel and rollable display device
WO2019169975A1 (zh) 显示基板、显示面板、显示装置及显示基板的制备方法
WO2020237731A1 (zh) 阵列基板及其制作方法与显示装置
CN220629954U (zh) 显示面板和显示装置
US11342397B2 (en) Array substrate and manufacturing method thereof
KR102875425B1 (ko) 어레이 기판, 표시 패널 및 표시 장치
WO2025036165A1 (zh) 显示面板和显示装置
US20250006747A1 (en) Display substrate and display device
CN115315812B (zh) 显示基板以及显示装置
US12174497B2 (en) Display panel and display device
WO2025156224A1 (zh) 显示面板及其显示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18928321

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18928321

Country of ref document: EP

Kind code of ref document: A1