WO2019081996A1 - Traitement de transistor à basse température - Google Patents

Traitement de transistor à basse température

Info

Publication number
WO2019081996A1
WO2019081996A1 PCT/IB2018/057221 IB2018057221W WO2019081996A1 WO 2019081996 A1 WO2019081996 A1 WO 2019081996A1 IB 2018057221 W IB2018057221 W IB 2018057221W WO 2019081996 A1 WO2019081996 A1 WO 2019081996A1
Authority
WO
WIPO (PCT)
Prior art keywords
oxide
tfts
gate
depositing
layer
Prior art date
Application number
PCT/IB2018/057221
Other languages
English (en)
Inventor
Pradipta K. NAYAK
Fahad K. AL-SALEM
Ramzi Salem AL-MAGHATHUWI
Jesus Alfonso CARAVEO-FRESCAS
Abdulaziz H. AL-DUBAYAN
Original Assignee
Sabic Global Technologies B.V.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sabic Global Technologies B.V. filed Critical Sabic Global Technologies B.V.
Publication of WO2019081996A1 publication Critical patent/WO2019081996A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66969—Multistep manufacturing processes of devices having semiconductor bodies not comprising group 14 or group 13/15 materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/7869—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising an oxide semiconductor material, e.g. zinc oxide, copper aluminium oxide, cadmium stannate

Definitions

  • the instant disclosure relates to semiconductor devices. Portions of this disclosure relate to low-temperature fabrication processes for semiconductor devices. BACKGROUND
  • TFTs Oxide thin film transistors
  • S1O2 and SiNx for gate insulators are normally operated using higher voltages. Characteristics of the transistors impact the performance of the electronic devices.
  • the oxide TFTs should exhibit low subthreshold swing values (about 100 mV/decade), which is defined as the gate voltage required to increase the magnitude of current between drain and source electrode by ten times of its initial value in the subthreshold range of the transistor operation.
  • High-k dielectric gate insulators have been used for low voltage operation of the TFTs. However, high-k dielectric when deposited at low processing temperatures does not exhibit desirable performance.
  • Low- temperature-deposited gate insulators possess a large number of defects, which affect the quality of the interface between the insulator and semiconductor.
  • oxide TFTs using hafnium oxide as the gate insulator, deposited by low-temperature sputtering show low performance and reliability. Conventional solutions for oxide TFTs thus use multi-component gate insulators, such as hafnium silicate, to reduce defects in the gate insulator and enhance TFT performance.
  • An oxide TFT manufactured without multi-component gate insulators while providing high performance and low power consumption is desirable for electronic devices used in or as sensors, mobile devices, and radio-frequency identification tags (RFID tags).
  • RFID tags radio-frequency identification tags
  • Conventional solutions use high-temperature processes to form such devices or use multi- component gate insulators to form such devices.
  • the solution is premised on methods for manufacturing high-performance oxide TFTs that can include deposition and processing at temperature below 200 degrees Celsius, or below 160 degrees Celsius. These TFTs may be used in electronic devices built on rigid or flexible substrates.
  • the oxide TFTs may include an indium gallium zinc oxide (InGaZnO) portion formed at low processing temperatures (e.g., below 200 degrees Celsius).
  • InGaZnO indium gallium zinc oxide
  • Embodiment 1 is a method of manufacturing one or more thin film transistors (TFTs) on a substrate, the method comprising: forming a gate electrode comprising a metal oxide for the one or more thin film transistors (TFTs) without exceeding a temperature of 200 degrees C; forming a gate dielectric comprising hafnium oxide for the one or more thin film transistors (TFTs) without exceeding a temperature of 200 degrees C; forming a metal-oxide-based semiconductor channel region for the one or more thin film transistors (TFTs) without exceeding a temperature of 200 degrees C after forming the gate dielectric and without annealing the gate dielectric; and forming source and drain regions for the one or more thin film transistors (TFTs) without exceeding a temperature of 200 degrees C.
  • TFTs thin film transistors
  • Embodiment 2 is the method of embodiment 1, wherein the method comprises forming the gate electrode on the substrate, forming the gate dielectric on the gate electrode, and forming the semiconductor channel region on the gate dielectric to form a bottom-gate thin film transistor (TFT).
  • Embodiment 3 is the method of embodiment 1, wherein the method comprises forming the semiconductor channel region on the substrate, forming the gate dielectric on the semiconductor channel region, and forming the gate electrode on the gate dielectric to form a top-gate thin film transistor (TFT).
  • TFT top-gate thin film transistor
  • the step of forming the gate electrode comprises performing atomic layer deposition (ALD) to deposit at least one of aluminum- doped zinc oxide (AZO), Hf-ZnO, InZnO, ITO, SnCte, and ImCb as the gate electrode.
  • ALD atomic layer deposition
  • Embodiment 5 is a method of manufacturing one or more thin film transistors (TFTs) on a substrate, the method comprising: depositing a gate electrode layer comprising a metal oxide electrode; patterning the gate electrode layer to form one or more gate electrodes for the one or more thin film transistors (TFTs); depositing a gate dielectric layer comprising hafnium oxide on the one or more gate electrodes; annealing the gate dielectric layer without exceeding a temperature of 200 degrees C; depositing a metal-oxide-based semiconductor layer on the gate dielectric layer; patterning the semiconductor layer to form one or more channel regions proximate to the one or more gate electrodes; forming vias (holes) through the gate dielectric layer to the one or more gate electrodes; and forming source and drain electrodes on the semiconductor layer proximate to the one or more gate electrodes to form the one or more thin film transistors (TFTs).
  • TFTs thin film transistors
  • Embodiment 6 is the method of embodiment 5, wherein the step of depositing the gate electrode layer comprises depositing at least one of aluminum-doped zinc oxide (AZO), Hf-ZnO, InZnO, SnCh, In2Cb, ITO, a metal oxide, and a metal without exceeding a temperature of 200 degrees C.
  • Embodiment 7 is the method of any of embodiments 5 to 6, wherein the step of depositing the gate electrode layer comprises depositing aluminum-doped zinc oxide (AZO) by atomic layer deposition (ALD).
  • Embodiment 8 is the method of any of embodiments 5 to 7, wherein the step of depositing the gate dielectric layer comprises depositing hafnium oxide without exceeding a temperature of 200 degrees C.
  • Embodiment 9 is the method of any of embodiments 5 to 8, wherein the step of depositing the gate dielectric layer comprises depositing at least one of hafnium oxide and aluminum oxide by atomic layer deposition (ALD).
  • Embodiment 10 is the method of any of embodiments 5 to 9, further comprising the step of annealing the gate dielectric layer without exceeding a temperature of 200 degrees C.
  • Embodiment 11 is the method of any of embodiments 5 to 10, wherein the step of depositing a metal-oxide-based semiconductor layer comprises depositing indium gallium zinc oxide (IGZO) without exceeding a temperature of 200 degrees C.
  • Embodiment 12 is the method of any of embodiments 5 to 11, further comprising depositing a protection layer on the one or more thin film transistors (TFTs).
  • Embodiment 13 is the method of any of embodiments
  • Embodiment 14 is the method of any of embodiments 5 to 13, wherein the step of forming source and drain electrodes comprises depositing a conductor comprising at least one of bi-layer of titanium and gold, Ti, Mo, Cr, Cu, Ni/Au, Ag, ITO, Al-ZnO, and InZnO.
  • Embodiment 15 is the method of any of embodiments 5 to 14, wherein the substrate is a flexible substrate.
  • Embodiment 16 is the method of any of embodiments 5 to 14, wherein the substrate comprises a rigid substrate, and wherein the method further comprises preparing the substrate by depositing an insulating base layer on the substrate.
  • Embodiment 17 is the method of embodiment 16, wherein the insulating base layer comprises polyimide, and wherein the method further comprises depositing a barrier layer on the insulating base layer before depositing the gate electrode layer.
  • Embodiment 18 is the method of embodiment 17, wherein the step of depositing the barrier layer comprises depositing an aluminum oxide by atomic layer deposition (ALD).
  • Embodiment 19 is a thin film transistor made by the process of any one of embodiments 1 to 18.
  • Embodiment 20 is an electronic device comprising a plurality of thin film transistors made by the process of any one of embodiments 1 to 18.
  • the methods of the present invention can "comprise,” “consist essentially of,” or “consist of particular ingredients, components, compositions, etc. disclosed throughout the specification. With respect to the transitional phrase “consisting essentially of,” in one non- limiting aspect, a basic and novel characteristic of the methods of the present invention is the ability to manufacture one or more film transistors on a substrate at temperatures below 200 degrees C. [0014] The foregoing has outlined rather broadly certain features and technical advantages of embodiments of the present invention in order that the detailed description that follows may be better understood. Additional features and advantages will be described hereinafter that form the subject of the claims of the invention.
  • FIG. 1 is a flow chart illustrating a method of low-temperature oxide TFT manufacturing according to some embodiments of the disclosure.
  • FIG. 2 is a flow chart illustrating a method of low-temperature aluminum-doped zinc oxide (AZO)-based TFT manufacturing according to some embodiments of the disclosure.
  • FIG. 3 is a cross-sectional illustrations of an oxide TFT according to some embodiments of the disclosure.
  • FIGS. 4A-D are cross-sectional illustrations of oxide TFTs according different embodiments of the disclosure.
  • FIG. 5 is a graph illustrating transfer characteristics of InGaZnO TFTs without post-fabrication annealing according to some embodiments of the disclosure.
  • FIG. 6 is a graph illustrating transfer characteristics of InGaZnO TFTs post- annealed at different temperatures according to some embodiments of the disclosure.
  • FIG. 7 is a graph illustrating evolution of positive gate bias stress of TFTs with InGaZnO semiconductor layer prepared at 3.2% Opp according to some embodiments of the disclosure.
  • FIG. 8 is a graph illustrating evolution of positive gate bias stress of TFTs with InGaZnO semiconductor layer prepared at 3.6% Opp according to some embodiments of the disclosure.
  • FIG. 9 is a graph illustrating transfer characteristics of InGaZnO TFTs with different thickness of Hf02 gate insulator according to some embodiments of the disclosure.
  • FIG. 10 is a graph illustrating transfer characteristics of an InGaZnO TFT with 27 nm H 02 showing break down behavior when operated at various gate voltages according to some embodiments of the disclosure.
  • FIG. 11 is a graph illustrating transfer characteristics of TFTs with InGaZnO prepared at different deposition pressure according to some embodiments of the disclosure.
  • FIG. 12 is a graph illustrating transfer characteristics of InGaZnO TFTs with Hf0 2 deposited at different temperature according to some embodiments of the disclosure.
  • FIG. 13 is a graph illustrating transfer characteristics of InGaZnO TFTs with Hf0 2 gate dielectric post-annealed at different temperatures according to some embodiments of the disclosure.
  • FIG. 14 is a graph illustrating transfer characteristics of TFTs with InGaZnO deposited at different temperatures according to some embodiments of the disclosure.
  • FIG. 15 is a graph illustrating transfer characteristics of TFTs with different thickness of the InGaZnO semiconductor layer according to some embodiments of the disclosure.
  • FIG. 16 is a graph illustrating transfer characteristics of TFTs with InGaZnO TFTs with different gate dielectrics according to some embodiments of the disclosure.
  • FIG. 17 is a graph illustrating transfer characteristics of an InGaZnO TFT made on a polyimide (PI) substrate according to some embodiments of the disclosure.
  • FIG. 18 is a graph illustrating transfer characteristics of a TFT using InGaZnO semiconductor layer with In:Ga:Zn composition of 1 : 1 : 1 according to some embodiments of the disclosure.
  • FIG. 1 is a flow chart illustrating a method of low-temperature oxide TFT manufacturing according to some embodiments of the disclosure.
  • a method for manufacturing one or more TFTs on a substrate can include forming, at block 102, a gate electrode such as a metal oxide without exceeding a temperature of 200 degrees Celsius.
  • the gate electrode may be formed on the substrate.
  • the substrate may be processed prior to deposition of the gate electrode including, for example, cleaning and/or deposition of precursor materials or other layers prior to the gate layers.
  • a gate dielectric such as hafnium oxide is formed on the gate electrode without exceeding a temperature of 200 degrees Celsius.
  • a semiconductor channel such as a metal-oxide-based semiconductor is formed on the gate dielectric without exceeding a temperature of 200 degrees Celsius.
  • the semiconductor channel may be formed without an earlier annealing of the gate dielectric.
  • source and drain regions are formed on top of the semiconductor layer, around the gate electrode without exceeding a temperature of 200 degrees Celsius.
  • Each of the manufacturing steps of blocks 102, 104, 106, and 108 are performed without exposing the substrate to temperatures exceeding 200 degrees Celsius. In some embodiments, the temperatures may be lower, such that the manufacturing steps are performed without exceeding 160 degrees Celsius.
  • the low temperature processing allows manufacturing of high-performance transistors on flexible substrates such as polymer-based substrates or thin substrates that can be damaged by high temperatures.
  • high performance thin film transistors can be manufactured at process temperatures as low as or not exceeding 160 degrees Celsius by using high-dielectric-constant hafnium oxide as gate dielectric, appropriate composition of indium gallium zinc oxide, and carefully controlling the process conditions of the indium gallium zinc oxide semiconductor layer.
  • the indium gallium zinc oxide thin film transistors exhibit high field-effect mobility, high on-to-off drain current ratio, low subthreshold swing, and low threshold voltage values in low-voltage range of operation.
  • FIG. 1 One embodiment of the manufacturing method of FIG. 1 can be used to manufacture AZO-based TFTs.
  • Aluminum-doped zinc oxide (AZO) is a metal-based oxide transparent conductor that can be used as a gate electrode for a transistor.
  • FIG. 2 is a flow chart illustrating a method of low-temperature aluminum-doped zinc oxide (AZO)-based TFT manufacturing according to some embodiments of the disclosure.
  • a method 200 begins at block 202 with preparing a glass substrate. Other layers may be deposited on the glass substrate prior to subsequent steps.
  • a gate electrode layer of AZO is deposited on the barrier layer, and then patterned to form gate electrodes at block 208.
  • tin-doped indium oxide ITO
  • gallium-doped zinc oxide GZO
  • tin dioxide Sn02
  • fluorine-doped tin oxide FTO
  • tantalum nitride any other conducting metals such as titanium (Ti), molybdenum (Mo), aluminum (Al), copper (Cu), chromium (Cr), nickel (Ni) or a combination of these materials can also be used as the gate electrode.
  • a gate dielectric layer is deposited on the gate electrodes.
  • the gate dielectric layer may be made of hafnium oxide deposited by atomic layer deposition (ALD) in the temperature range of 120 degrees Celsius to 200 degrees Celsius, such as 120, 140, 160, 180, or 200 degrees Celsius.
  • the hafnium oxide layer can be deposited by ALD using water, hydrogen peroxide (H2O2), oxygen plasma, or ozone as the source of oxygen.
  • the thickness of the Hf0 2 layer can be of 25 nm to 110 nm.
  • the gate dielectric layer may be annealed at block 212.
  • a post- deposition annealing of the Hf0 2 layer in air or oxygen ambient can be done in the temperature range of 80 - 180 degrees Celsius to reduce the defects in the surface and bulk of the Hf0 2 layer, which can improve the TFT performance.
  • a semiconductor layer is deposited to be a channel region of a transistor corresponding to the gate electrodes.
  • the semiconductor layer can be InGaZnO having a In:Ga:Zn ratio of 2: 1 : 1 (molar) or 1 : 1 : 1.
  • the semiconductor may be other compositions of InGaZnO or another oxide semiconductor having at least one of indium, zinc, and gallium as a component of the semiconductor layer.
  • the semiconductor layer can be deposited by RF-sputtering, DC- sputtering, PECVD, ALD or another deposition techniques. Thickness of the InGaZnO-layer can be in the range of 5-50 nm.
  • the source-drain electrodes can be a bilayer of titanium and gold, or another conducting material such as molybdenum (Mo), nickel (Ni) or transparent conducting oxides such tin-doped indium oxide (ITO), gallium-doped zinc oxide (GZO), tin dioxide (Sn0 2 ), fluorine-doped tin oxide (FTO), tantalum nitride or conducting metals such as titanium (Ti), Mo, Al, Cu, Cr or a combination of these materials.
  • the conducting material, such as the bilayer may be patterned to form individual source-drain electrodes.
  • gate via patterning step 216 may be performed after patterning of the semiconductor thin film after deposition of the semiconductor thin film at block 214.
  • via holes can be formed by photolithography and dry etching.
  • additional steps may be performed in the manufacturing process shown in method 200 or other manufacturing processes used to manufacture TFTs.
  • the thin film transistors may need an appropriate oxygen and water barrier material, such as to be protected from ambient effects that may affect the TFT performance.
  • the protection layer material can be AI2O3, HfCh, silicon nitride, silicon dioxide, or any other organic materials such as SU-8, parylene, PVP and PVDF, which can protect the channel layer from the ambient effects.
  • post-annealing step 218 of the TFTs may be performed. After the whole fabrication process, the TFTs were annealed in the temperature range of 100 - 200 degrees Celsius for 2 hours in air ambient to get better performance and stability.
  • a post-fabrication annealing in air environment is performed in the temperature range of 100 - 200 degrees Celsius using a conventional furnace to improve the device performance of InGaZnO TFTs.
  • the TFTs can also be annealed under an oxygen- ambient environment. Photo-annealing/curing in air or oxygen ambient can also be performed for rapid thermal processing to improve the device performance.
  • a HfC can be used as the gate dielectric for the fabricated TFTs.
  • the gate can include Al dope ZnO and the HTO2 can be 25 nm to 60 nm.
  • the following conditions can produce a INGaZO:TFT with maximum performance.
  • Deposition temperature 120-160 °C.
  • Post-annealing of Hf0 2 before InGaZnO deposition RT-120 °C in air.
  • InGaZnO (2: 1 : 1) deposition conditions can include: a deposition pressure of ⁇ 2 mTorr; a deposition temperature of 20 to 80 °C; an oxygen partial pressure of from 2.8 to 3.2%; and IGZO thickness (t) of 15 nm ⁇ t ⁇ 45 nm.
  • the InGaZnO (1 : 1 : 1) deposition condition can include: deposition pressure of ⁇ 2 mTorr; a deposition temperature of 100 °C to 200 °C; an OPP of 2.8 to 3.2%; and IGZO thickness (t) of 15 nm ⁇ t ⁇ 45 nm.
  • the post-fabrication annealing can include a temperature: 100 °C to 200 °C and ambient: air or 02-ambient.
  • a flexible substrates for the TFTs may be polyimide (PI) substrates or other plastic substrates, such as polyethylene naphthalate (PEN), polyetherimide (PEI) or polyethylene terephthalate (PET) that can withstand the processing temperature can be used to fabricate the TFTs.
  • PI polyimide
  • PEN polyethylene naphthalate
  • PEI polyetherimide
  • PET polyethylene terephthalate
  • the optional barrier layer described in some embodiments above can reduce or prevent the penetration of water and oxygen molecules from the substrate, such as a plastic substrate, to the layers of the TFT.
  • An example barrier layer is ALD-deposited aluminum oxide (AI2O3), however other suitable barrier layers such as silicon oxide (S1O2), silicon nitride (SiNx), hafnium oxide, any other organic barrier layer, or a combination thereof, can be used.
  • FIG. 3 is a cross-sectional illustrations of an oxide TFT according to some embodiments of the disclosure.
  • the cross-section 300 shows, starting from substrate 302, a gate electrode 304, a dielectric insulator 306, a semiconductor channel region 308, and source and drain electrodes 310A and 310B.
  • FIG. 1 and FIG. 2 describe formation of a bottom-gate structure shown in FIG. 3.
  • the processes may be adapted to manufacture other TFT structures, including the staggered bottom-gate, coplanar bottom-gate, staggered top-gate, and coplanar top-gate TFT structures shown in FIGS. 4A-4D, respectively.
  • FIGS. 4A-D are cross-sectional illustrations of oxide TFTs according different embodiments of the disclosure.
  • FIG. 5 is a graph illustrating transfer characteristics of InGaZnO TFTs without post- fabrication annealing according to some embodiments of the disclosure or manufactured in the non-limiting methods of the Examples.
  • Graph 500 shows transfer characteristic curves of InGaZnO TFTs without annealing after fabrication prepared at oxygen partial pressures (Opp) of 2.4, 2.8, 3.2, 3.6, 4.0, and 4.8% during sputter deposition of the InGaZnO thin film in curves 502, 504, 506, 508, 510, and 512, respectively.
  • Opp is defined as _ Oxygen flow (02)
  • the mobility of the TFTs was extracted in the saturation region of operation.
  • the turn-on voltage (Von) is defined as the voltage from which the drain current (ID) rises rapidly in the logarithmic scale.
  • the on-to-off current ratio is defined as the ratio (Wloff) of the lowest drain current in the off-state to the maximum drain current in the on-state of the TFT.
  • the subthreshold swing (SS) value is defined as the gate voltage required to increase the drain current by ten times (decade) of its initial value.
  • the hysteresis of the TFT was obtained by determining the voltage difference between the forward and backward sweep of the transfer curve at 10 pA drain current. In some embodiments, TFTs with desired performance can be obtained in the Opp range of 2.8 to 3.6%. Electrical parameters of the differently-manufactured TFTs shown in FIG. 5 are listed below in Table 1.
  • FIG. 6 is a graph illustrating transfer characteristics of InGaZnO TFTs post- annealed at different temperatures according to some embodiments of the disclosure or manufactured in the non-limiting methods of the Examples.
  • the InGaZnO TFTs can be post- annealed in air or oxygen environment in the temperature range of 100 - 200 degrees Celsius after completing the fabrication process of FIG. 1 or FIG. 2 to improve the device performance.
  • Graph 600 shows transfer characteristic curves of the InGaZnO TFT and before and after such annealing at temperatures of 100, 120, 160, and 200 degrees Celsius in lines 602, 604, 606, and 608, respectively, compared with a TFT with no annealing in line 610.
  • TFTs with desired performance can be obtained with an annealing temperature range of 120 - 160 degrees Celsius. Electrical parameters of the differently-annealed TFTs of FIG. 6 are listed in Table 2. Table 2
  • FIG. 7 is a graph illustrating evolution of positive gate bias stress of TFTs with InGaZnO semiconductor layer prepared at 3.2% Opp according to some embodiments of the disclosure or manufactured in the non-limiting methods of the Examples.
  • FIG. 8 is a graph illustrating evolution of positive gate bias stress of TFTs with InGaZnO semiconductor layer prepared at 3.6% Opp according to some embodiments of the disclosure or manufactured in the non-limiting methods of the Examples.
  • FIG. 7 and FIG. 8 demonstrate the positive gate bias stress stability of TFTs with InGaZnO semiconductor layer prepared at 3.2% Opp and 3.6%) Opp, respectively.
  • the gate bias stress measurements were performed by applying +5 V bias to the gate terminal of the TFT, while holding the drain and source terminals at 0 V.
  • the positive gate bias stress was applied for times of 0, 100, 1000, 2000, and 3600 seconds and transfer curves of the TFTs manufactured at 3.2% Opp are shown in graph 700 as lines 702, 704, 706, 708, and 710, respectively, and transfer curves of TFTs manufactured at 3.6% Opp are shown in graph 800 as lines 802, 804, 806, 808, and 810, respectively.
  • desired characteristics can be obtained with InGaZnO semiconductor layer deposited at ⁇ 3.6% Opp.
  • transfer characteristics of the TFT deposited at 3.6 % Opp show a significant threshold voltage shift of 0.8 V, whereas some films deposited at 3.2% Opp (and below) show a better stability with minimum (0.25 V) threshold voltage variation
  • FIG. 9 is a graph illustrating transfer characteristics of InGaZnO TFTs with different thickness of Hftte gate insulator according to some embodiments of the disclosure and/or as illustrated in a non-limiting manner in the Examples.
  • FIG. 9 shows a graph 900 with curves 902, 904, and 906 for 27, 54, and 108 nm thicknesses, respectively.
  • a TFT with 27 nm of Hftte shows higher negative Von, reverse hysteresis and shows higher drain current in the off-state of the transistor.
  • HfCh of thickness higher than 27 nm can be used to obtain TFTs with better Von and higher breakdown voltage.
  • FIG. 9 shows a graph 900 with curves 902, 904, and 906 for 27, 54, and 108 nm thicknesses, respectively.
  • a TFT with 27 nm of Hftte shows higher negative Von, reverse hysteresis and shows higher drain current in the off-state of the transistor.
  • FIG. 10 is a graph illustrating transfer characteristics of an InGaZnO TFT with 27 nm HfCh showing break down behavior when operated at various gate voltages according to some embodiments of the disclosure.
  • FIG. 10 illustrates that the InGaZnO TFT breaks down when the gate voltage increased to >14V.
  • FIG. 1 1 is a graph illustrating transfer characteristics of TFTs with InGaZnO prepared at different deposition pressure according to some embodiments of the disclosure and/or as illustrated in a non-limiting manner in the Examples.
  • FIG. 11 shows the transfer characteristic curves of the InGaZnO TFTs prepared at pressures of 1.0, 1.4, 2.0, and 4.0 mTorr during the sputtering deposition of InGaZnO layer in lines 1102, 1104, 1106, and 1108, respectively.
  • desired characteristics for a TFT are obtained with sputtering pressure during the InGaZnO deposition lower than 2 mTorr to get better TFT performances.
  • FIG. 11 shows the transfer characteristic curves of the InGaZnO TFTs prepared at pressures of 1.0, 1.4, 2.0, and 4.0 mTorr during the sputtering deposition of InGaZnO layer in lines 1102, 1104, 1106, and 1108, respectively.
  • desired characteristics for a TFT are obtained with
  • FIG. 12 is a graph illustrating transfer characteristics of InGaZnO TFTs with Hf02 deposited at different temperature according to some embodiments of the disclosure and/or as illustrated in a non-limiting manner in the Examples.
  • FIG. 12 shows graph 1200 with transfer characteristic curves 1202, 1204, 1206, 1208, and 1210 of InGaZnO TFTs with Hf0 2 gate dielectric layer deposited at temperatures of 120, 140, 160, 180, and 200 degrees Celsius, respectively.
  • the deposition temperature of Hf0 2 gate dielectric layer can be higher than 120 degrees Celsius and lower than 180 degrees Celsius to get better TFT performance.
  • the extracted electrical parameters of TFTs in FIG. 12 are listed in Table 3.
  • FIG. 13 is a graph illustrating transfer characteristics of InGaZnO TFTs with Hf0 2 gate dielectric post-annealed at different temperatures according to some embodiments of the disclosure and/or as illustrated in a non-limiting manner in the Examples.
  • FIG. 13 shows graph 1300 with transfer curves 1302, 1304, 1306, and 1308 of InGaZnO TFTs with Hf0 2 gate dielectric post annealed at temperatures of 120, 140, 160, and 200 degrees Celsius, respectively, before the deposition of InGZnO thin film on it and a non-annealed sample in curve 1310.
  • a temperature range of 120 to 160 degrees Celsius improves the hysteresis of the transfer curve. Further increases post-annealing temperature may degrade the TFT performance.
  • FIG. 14 is a graph illustrating transfer characteristics of TFTs with InGaZnO deposited at different temperatures according to some embodiments of the disclosure and/or as illustrated in a non-limiting manner in the Examples.
  • FIG. 14 shows graph 1400 with transfer characteristic curves 1402, 1404, and 1406 of TFTs with InGaZnO active layers deposited at temperatures of 27, 80, and 120 degrees Celsius, respectively.
  • increasing the deposition temperature above 80 degrees Celsius shifts the transfer curve in the negative direction of the gate voltage, which may not be suitable for some applications as it would consume more power in the static state.
  • Some embodiments of TFTs with InGaZnO deposited at 120 degrees Celsius show very high negative Von and reverse hysteresis with two humps.
  • FIG. 15 is a graph illustrating transfer characteristics of TFTs with different thickness of the InGaZnO semiconductor layer according to some embodiments of the disclosure and/or as illustrated in a non-limiting manner in the Examples.
  • FIG. 15 shows graph 1500 with transfer characteristic curves 1502, 1504, 1506, 1508, and 1510 of TFTs with thickness of the InGaZnO semiconductor layer of 5, 10, 18, 22, and 43 nm, respectively.
  • desirable characteristics for TFT are achieved when the thickness of the InGaZnO semiconductor layer is above 10 nm.
  • the electrical parameters of the TFTs shown in FIG. 15 are listed in Table 4.
  • FIG. 16 is a graph illustrating transfer characteristics of TFTs with InGaZnO TFTs with different gate dielectrics according to some embodiments of the disclosure and/or as illustrated in a non-limiting manner in the Examples.
  • FIG. 16 shows graph 1600 with transfer characteristic curves 1602, 1604, and 1606 of InGaZnO TFTs with gate dielectric layers of Hf02, AI2O3, and S1O2.
  • the performance of the InGaZnO TFT with H 02 gate dielectric layer is desirable compared to the TFTs with AI2O3 and S1O2 as gate dielectrics.
  • the electrical parameters of the TFTs of FIG. 16 are listed in Table 5.
  • FIG. 17 is a graph 1700 illustrating transfer characteristics of an InGaZnO TFT made on a polyimide (PI) substrate according to some embodiments of the disclosure and/or as illustrated in a non-limiting manner in the Examples.
  • FIG. 17 illustrates that high performance InGaZnO TFTs can be made on flexible substrates using our novel process.
  • FIG. 18 is a graph illustrating transfer characteristics of a TFT using InGaZnO semiconductor layer with In:Ga:Zn composition of 1 : 1 : 1 according to some embodiments of the disclosure and/or as illustrated in a non-limiting manner in the Examples.
  • FIG. 18 shows graph 1800 of transfer characteristic curves 1802 and 1804 of TFTs fabricated using a InGaZnO target having In:Ga:ZnO ratio of 1 : 1 : 1 (molar ratio in target) at room temperature and 150 degrees Celsius, respectively, with ALD deposited HfCh as the gate dielectric.
  • desirable characteristics may be obtained with InGaZnO layer deposited at 150 degrees Celsius.
  • desirable characteristics may be obtained with InGaZnO deposition temperature of 150 degrees Celsius for a molar ratio of 1 : 1 : 1. In some embodiments, desirable characteristics may be obtained at deposition temperatures from RT to 80 degrees Celsius for molar ratio of 2: 1 : 1.
  • Oxide TFTs may be manufactured using manufacturing processes described above to obtain high-performance TFTs for electronic devices.
  • the manufacturing processes may be performed at temperatures of less than 200 degrees Celsius, or less than 160 degrees Celsius, including deposition of a low-temperature ALD-deposited hafnium oxide (FKC ) gate insulator.
  • FKC hafnium oxide
  • a post-annealing of the gate insulator is performed to reduce defects in the gate insulator.
  • the manufactured oxide TFTs may exhibit high performance, including high field-effect mobility (> 15 cm 2 /Vs), high On-to-off drain current ratio (>10 8 ), subthreshold swing (approximately 100 mV/decade), and/or low negative turn-on voltage.
  • the manufactured oxide TFTs may exhibit enhanced device stability without using a passivation layer by using one or more of a low-temperature ALD-deposited Hf02 layer, low pressure sputtering, and a combination ALD Hf02 with InGaZnO.
  • the manufactured oxide TFTs may allow for low-voltage operation with low turn-on voltage for integrated circuits (ICs), for driving circuits for touch and force sensors, for pull-up transistors, for analog-to-digital converters (ADCs) and digital-to-analog converters (DACs), for TFT-based memory devices, for RFID devices, for oscillators, and/or for power management circuits.
  • ICs integrated circuits
  • ADCs analog-to-digital converters
  • DACs digital-to-analog converters
  • the oxide TFTs may provide control over turn-on voltage (Von) and low cost.
  • the oxide TFTs may be manufacture faster, more cost effectively, such as without expensive dry-etching vacuum techniques, and/or by not using an etch-stopper layer in dry-etching processes.
  • Step 1 Substrate preparation. Two types of substrates, 1.1 mm thick glass substrates and Polyimide PI-2611 ( ⁇ 6 um) films deposited on a silicon wafer were used to build the TFT devices. The glass substrates were sonicated in acetone, isopropanol and deionized water separately and then lastly blown-dried by a high purity nitrogen (N 2 ) gas gun. The PI film was prepared by spin coating of commercially available (HD Microsystems) PI-2611 solution for 30 seconds at 3000 rpm. The spin coated PI films were soft baked for 90 seconds at 90 °C and 150 °C and then finally cured at 350 °C for 30 minutes in air.
  • HD Microsystems commercially available
  • Step 2 Barrier layer deposition for PI substrate.
  • AI2O3 aluminum oxide
  • the AI2O3 film was deposited at 160 °C by atomic layer deposition (ALD) using a Savannah S200 G2 (Ultratech / Cambridge NanoTech) ALD system.
  • ALD atomic layer deposition
  • TMA Trimethylaluminum
  • DIW deionized water
  • N2 (20 seem) gas was used as the process gas.
  • the pulse time of both TMA and DIW precursor was fixed as 0.015 seconds.
  • Step 3 Gate electrode deposition.
  • Aluminum doped zinc oxide (AZO) thin film of thickness of approximately 170 nm was used as the gate electrode.
  • the AZO films were deposited on cleaned glass and PI films by ALD at 160 °C using diethylzinc (DEZ) and trimethylaluminum (TMA) from Sigma Aldrich as the source of Zn and Al and DIW as the source of oxygen.
  • DEZ diethylzinc
  • TMA trimethylaluminum
  • the ratio of DEZ sub-cycle (DIW/N2-purge/DEZ/ N2-purge) to TMA sub- cycle (DIW/ N2-purge /TMA/ N2-purge) was fixed as 20: 1 to get AZO film with low sheet resistance (approximately 100 ⁇ /square).
  • the supper cycle [(DIW/N2-purge/DEZ/ N2-purge) + (DIW/ N2-purge /TMA/ N2-purge)] was repeated 45 times to get AZO films with thickness of approximately 170 nm.
  • the pulse time ofDEZ, TMA and DIW precursor was fixed as 0.015 seconds and 20 seem of N2 gas was used as the process gas.
  • Step 4 Gate electrode pattering.
  • the AZO film was patterned by standard photolithography and wet etching.
  • a 1.4 ⁇ , AZ1512 positive photoresist (PR) was first spin coated on the substrate.
  • the PR layer was then exposed with a broadband UV light source at a dose of 43 mJcm "2 and then developed using AZ 726 MIF developer to get the desired features of the gate electrode.
  • the unwanted areas of the AZO film were then etched for 30 seconds using diluted (1% v/v) hydrochloric acid. After etching the AZO film the PR layer was removed by cleaning with acetone, isopropanol and DTvV and finally dried using N2 gas.
  • Step 5 Gate dielectric layer deposition and post annealing.
  • Hafnium oxide (HfCh) was used as the gate dielectric.
  • the HfCh gate dielectric layer was deposited on top of the AZO gate electrodes by ALD technique using tetrakis(dimethylamido)hafnium(IV) from Sigma Aldrich as the source of Hf and ozone as the source of oxygen and 90 seem of N2 gas was used as the process gas.
  • the pulse time of tetrakis(dimethylamido)hafnium(IV) and ozone was fixed as 0.2 second and 0.15 second, respectively.
  • the growth temperature for the HTO2 film was varied from 120 °C to 200 °C. After the Hf0 2 deposition, the films were post annealed in the temperature range of 100 °C to 200 °C in air for 2 hours.
  • Step 6 InGaZnO semiconductor layer deposition.
  • Step 6 InGaZnO semiconductor patterning.
  • the InGaZnO semiconductor film was patterned by standard photolithography and wet etching.
  • a 1.4 ⁇ AZ 1512 positive photoresist (PR) was first spin coated on the substrate.
  • the PR layer was then exposed with a broadband UV light source at a dose of mJcm "2 and then developed using AZ 726 MIF developer to get the desired features of the gate electrode.
  • the unwanted areas of the InGaZnO film was then etched for 60 seconds using diluted (4% v/v) hydrochloric acid.
  • Step 7 Gate via patterning.
  • via holes were formed by standard photolithography and dry etching.
  • a 1.4 ⁇ AZ 1512 positive photoresist (PR) was first spin coated on the substrate.
  • the PR layer was then exposed with a broadband UV light source at a dose of 43 mJcm "2 and then developed using AZ 726 MIF developer to get the desired features of the via-hole pattern.
  • Step 8 Source-drain contact deposition and patterning. A bi-layer of 10 nm titanium and 60 nm gold source and drain electrodes were patterned using conventional photolithography techniques and electron-beam evaporation deposition. A 1.4 um-thick AZ 1512 positive photoresist (PR) was first spin coated on the substrate.
  • PR positive photoresist
  • the PR layer was then exposed with a broadband UV light source at a dose of 43 mJcm "2 and a photomask to transfer the desired features.
  • the PR was then developed using AZ 726 MIF developer for 22 seconds. Titanium (15 nm) and gold (60 nm) electrodes were then deposited using thermal evaporation deposition. Lift-off using acetone was performed to remove the unwanted areas and cleaned in isopropanol and DIW to complete the patterning process.
  • Step 10 Post-annealing of TFTs. After the whole fabrication process, the TFTs were annealed in the temperature range of 100 °C to 200 °C for 2 hours in air ambient to produce the TFTs of the present invention.
  • TFTs The current and voltage characteristics of TFTs were measured using an Agilent B1500A semiconductor device parameter analyzer and Cascade Summit 1100 probe station under dark and ambient conditions. Transfer characteristic curves of the TFTs were obtained by sweeping the voltage applied to the gate electrode at a fixed voltage applied to the drain electrode while the source electrode was maintained as the common electrode (grounded). Other TFTs were manufactured and the characteristics and properties are shown in Tables 1-5 and FIGS. 5-18.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)

Abstract

L'invention concerne un procédé de fabrication de TFT à oxyde à haute performance pouvant consister à exécuter un dépôt et un traitement à une température inférieure à 200 degrés Celsius, ou inférieure à 160 degrés Celsius. Les présents TFT peuvent être utilisés dans des dispositifs électroniques construits sur des substrats rigides ou flexibles. Selon certains modes de réalisation, les TFT à oxyde peuvent comprendre une partie d'oxyde de zinc et d'indium-gallium (InGaZnO) formée à de basses températures de traitement (par exemple, inférieures à 200 degrés Celsius).
PCT/IB2018/057221 2017-10-26 2018-09-19 Traitement de transistor à basse température WO2019081996A1 (fr)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201762577480P 2017-10-26 2017-10-26
US62/577,480 2017-10-26
US201862662141P 2018-04-24 2018-04-24
US62/662,141 2018-04-24

Publications (1)

Publication Number Publication Date
WO2019081996A1 true WO2019081996A1 (fr) 2019-05-02

Family

ID=63799057

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB2018/057221 WO2019081996A1 (fr) 2017-10-26 2018-09-19 Traitement de transistor à basse température

Country Status (1)

Country Link
WO (1) WO2019081996A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115449749A (zh) * 2022-09-30 2022-12-09 西安工程大学 优化室温沉积铟镓锌氧薄膜晶体管阈值电压稳定性的方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007032294A1 (fr) * 2005-09-16 2007-03-22 Canon Kabushiki Kaisha Transistor à effet de champ ayant un canal comprenant un matériau semi-conducteur de type oxyde comprenant de l'indium et du zinc
US20090230389A1 (en) * 2008-03-17 2009-09-17 Zhizhang Chen Atomic Layer Deposition of Gate Dielectric Layer with High Dielectric Constant for Thin Film Transisitor
US20090278211A1 (en) * 2008-05-06 2009-11-12 Korea Institute Of Science And Technology Composite dielectric thin film, capacitor and field effect transistor using the same, and each fabrication method thereof
US20100006837A1 (en) * 2008-07-09 2010-01-14 Electronics And Telecommunications Research Institute Composition for oxide semiconductor thin film, field effect transistor using the composition and method of fabricating the transistor
US20100244017A1 (en) * 2009-03-31 2010-09-30 Randy Hoffman Thin-film transistor (tft) with an extended oxide channel
US20130234135A1 (en) * 2010-10-28 2013-09-12 Fujifilm Corporation Thin film transistor and method for manufacturing same
US20170186829A1 (en) * 2015-12-28 2017-06-29 Semiconductor Energy Laboratory Co., Ltd. Flexible device, display device, and manufacturing methods thereof

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2007032294A1 (fr) * 2005-09-16 2007-03-22 Canon Kabushiki Kaisha Transistor à effet de champ ayant un canal comprenant un matériau semi-conducteur de type oxyde comprenant de l'indium et du zinc
US20090230389A1 (en) * 2008-03-17 2009-09-17 Zhizhang Chen Atomic Layer Deposition of Gate Dielectric Layer with High Dielectric Constant for Thin Film Transisitor
US20090278211A1 (en) * 2008-05-06 2009-11-12 Korea Institute Of Science And Technology Composite dielectric thin film, capacitor and field effect transistor using the same, and each fabrication method thereof
US20100006837A1 (en) * 2008-07-09 2010-01-14 Electronics And Telecommunications Research Institute Composition for oxide semiconductor thin film, field effect transistor using the composition and method of fabricating the transistor
US20100244017A1 (en) * 2009-03-31 2010-09-30 Randy Hoffman Thin-film transistor (tft) with an extended oxide channel
US20130234135A1 (en) * 2010-10-28 2013-09-12 Fujifilm Corporation Thin film transistor and method for manufacturing same
US20170186829A1 (en) * 2015-12-28 2017-06-29 Semiconductor Energy Laboratory Co., Ltd. Flexible device, display device, and manufacturing methods thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115449749A (zh) * 2022-09-30 2022-12-09 西安工程大学 优化室温沉积铟镓锌氧薄膜晶体管阈值电压稳定性的方法

Similar Documents

Publication Publication Date Title
US8466462B2 (en) Thin film transistor and method of fabricating the same
Su et al. Characterizations of amorphous IGZO thin-film transistors with low subthreshold swing
US20130092931A1 (en) Thin film transistors
JP6498745B2 (ja) 薄膜トランジスタの製造方法
Zhang et al. Self-aligned top-gate amorphous InGaZnO TFTs with plasma enhanced chemical vapor deposited sub-10 nm SiO 2 gate dielectric for low-voltage applications
JP2007150156A (ja) トランジスタおよびその製造方法
Azmi et al. Performance improvement of p-channel tin monoxide transistors with a solution-processed zirconium oxide gate dielectric
Rabbi et al. Extremely stable dual gate coplanar amorphous InGaZnO thin film transistor with split active layer by N 2 O annealing
JP2010186861A (ja) 薄膜トランジスタ及びその製造方法
Wang et al. Implementation of self-aligned top-gate amorphous zinc tin oxide thin-film transistors
Xia et al. P‐15: The Use of Fluorination to Enhance the Performance and the Reliability of Elevated‐Metal Metal‐Oxide Thin‐Film Transistors
TWI508171B (zh) 半導體元件結構及其製造方法
Liang et al. Scalability and stability enhancement in self-aligned top-gate indium-zinc-oxide TFTs with Al reacted source/drain
WO2019081996A1 (fr) Traitement de transistor à basse température
TW201307187A (zh) 薄膜電晶體
Shao et al. Homo-junction bottom-gate amorphous In–Ga–Zn–O TFTs with metal-induced source/drain regions
CN111226307B (zh) 氧化物半导体薄膜、薄膜晶体管和溅射靶
TWI718952B (zh) 氧化物半導體薄膜、薄膜電晶體及濺鍍靶材
US20200303555A1 (en) Oxide semiconductor thin-films with content gradient
Han et al. Indium-Tin-Oxide Thin-Film Transistors with High Field-Effect Mobility (129.5 cm 2/V· s) and Low Thermal Budget (150° C)
EP3790057A1 (fr) Transistor à couche mince à semi-conducteur traité à basse température
Zhou et al. Fully Self-Aligned Homojunction Bottom-Gate Amorphous InGaZnO TFTs with Al Reacted Source/Drain Regions
Lee et al. ZrAlO $ _ {\textit {x}} $ by Spray Pyrolysis as Gas Barrier for Oxide TFTs on Flexible Substrates
JP6207869B2 (ja) 半導体素子の製造方法
KR20120084966A (ko) 박막 트랜지스터 및 그 제조 방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18783582

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18783582

Country of ref document: EP

Kind code of ref document: A1