WO2017198112A1 - 一种切频方法、装置和计算机可读存储介质 - Google Patents

一种切频方法、装置和计算机可读存储介质 Download PDF

Info

Publication number
WO2017198112A1
WO2017198112A1 PCT/CN2017/084089 CN2017084089W WO2017198112A1 WO 2017198112 A1 WO2017198112 A1 WO 2017198112A1 CN 2017084089 W CN2017084089 W CN 2017084089W WO 2017198112 A1 WO2017198112 A1 WO 2017198112A1
Authority
WO
WIPO (PCT)
Prior art keywords
ddr
frequency
request
working
current
Prior art date
Application number
PCT/CN2017/084089
Other languages
English (en)
French (fr)
Inventor
张斯沁
于鹏
陈建宏
Original Assignee
深圳市中兴微电子技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市中兴微电子技术有限公司 filed Critical 深圳市中兴微电子技术有限公司
Publication of WO2017198112A1 publication Critical patent/WO2017198112A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
    • H04W52/02—Power saving arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
    • H04W52/02—Power saving arrangements
    • H04W52/0209—Power saving arrangements in terminal devices
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W52/00—Power management, e.g. TPC [Transmission Power Control], power saving or power classes
    • H04W52/02—Power saving arrangements
    • H04W52/0209—Power saving arrangements in terminal devices
    • H04W52/0261—Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level
    • H04W52/0287—Power saving arrangements in terminal devices managing power supply demand, e.g. depending on battery level changing the clock frequency of a controller in the equipment
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks

Definitions

  • the present invention relates to the field of intelligent terminal technologies, and in particular, to a frequency cutting method, apparatus, and computer readable storage medium.
  • DDR double-rate synchronous dynamic random access memory
  • the terminal adjusts the frequency of the DDR according to the frequency change of the current central processing unit (CPU), so that the frequency of the DDR matches the load of the CPU.
  • CPU central processing unit
  • SoC System-on-a-Chip
  • embodiments of the present invention are intended to provide a frequency cutting method, apparatus, and computer readable storage medium.
  • an embodiment of the present invention provides a method for frequency-cutting, including:
  • Frequency switching is performed on the DDR according to the frequency cut request.
  • a hold request is generated when the required working frequency point of the DDR is less than the current working frequency point of the DDR, and the current bandwidth occupation rate of the DDR is greater than the first preset threshold.
  • the operating frequency point of the DDR is up-converted according to a preset up-frequency range
  • the working frequency point of the DDR is down-converted according to a preset frequency reduction range
  • the DDR maintains the current operating frequency point when the frequency cut request is a hold request.
  • the embodiment of the present invention further provides a frequency cutting device, including: a determining module, a generating module, and a switching module;
  • the determining module is configured to obtain a bandwidth request of all CPUs, determine a working frequency point required for the DDR, determine a working bandwidth occupancy rate of the DDR according to the DDR busy state indication signal, and determine a DDR switch according to a real-time working state of the system. Time point of frequency;
  • the generating module is configured to generate a cut frequency request according to the DDR required operating frequency point and the DDR current working frequency point at a time point of the DDR switching frequency;
  • the switching module is configured to perform frequency switching on the DDR according to the frequency cut request.
  • the generating module is configured to generate an up-frequency request when the required working frequency of the DDR is greater than a current working frequency of the DDR;
  • the generating module is configured to generate a frequency down request when the required working frequency of the DDR is less than the current working frequency of the DDR, and the working bandwidth occupancy of the current DDR is less than the first preset threshold;
  • a hold request is generated when the required working frequency point of the DDR is less than the current working frequency point of the DDR, and the current bandwidth occupation rate of the DDR is greater than the first preset threshold.
  • the generating module is configured to generate an up-frequency request when the required working frequency of the DDR is equal to the current working frequency of the DDR, and the working bandwidth occupancy of the current DDR is greater than the second preset threshold; When the DDR required operating frequency point is equal to the DDR current operating frequency point, and the current DDR operating bandwidth occupancy is less than the second predetermined threshold, a frequency down request is generated.
  • the switching module is configured to: when the frequency cutting request is an up-conversion request, perform an up-conversion process on the working frequency point of the DDR according to a preset up-frequency range; when the frequency-cut request is When the frequency reduction request is performed, the operating frequency point of the DDR is down-converted according to a preset frequency-down range; and when the frequency-cut request is a hold request, the DDR maintains a current working frequency point.
  • an embodiment of the present invention provides a frequency cutting device, the device comprising: a processor and a memory configured to store a computer program executable on the processor,
  • processor is configured to perform the steps of the above method when the computer program is run.
  • an embodiment of the present invention provides a computer readable storage medium having stored thereon a computer program, the computer program being executed by a processor to implement the steps of the foregoing method.
  • Embodiments of the present invention provide a frequency cutting method, apparatus, and computer readable storage medium, after obtaining a DDR switching frequency time point, by using a DDR required operating frequency point and DDR current
  • the comparison of working frequency points, combined with the working bandwidth occupancy of DDR obtains the DDR's frequency-cut request, and then performs frequency switching on the DDR according to the frequency-cut request, preventing system crash during the frequency-cutting process, reducing power consumption and preventing resources. waste.
  • FIG. 1 is a schematic flowchart of a frequency cutting method according to Embodiment 1 of the present invention.
  • FIG. 2 is a schematic flowchart of a frequency cut request process according to Embodiment 1 of the present invention.
  • FIG. 3 is a schematic diagram of a state state machine state jump according to Embodiment 1 of the present invention.
  • FIG. 4 is a schematic flowchart of a frequency cutting process according to Embodiment 1 of the present invention.
  • FIG. 5 is a schematic structural diagram of a frequency cutting device according to Embodiment 2 of the present invention.
  • FIG. 6 is a schematic diagram of a hardware implementation device connection according to Embodiment 3 of the present invention.
  • the DDR generally works at the maximum frequency and needs to match the load of the CPU.
  • the DDR When the amount of data processed by the CPU is reduced, when working in a low frequency state, the DDR always operates at the maximum frequency, which causes waste of resources and increases power consumption. Therefore, the frequency of the DDR needs to be adjusted according to the working state of the CPU, so that the frequency of the DDR can be adapted to the frequency of the CPU, and the waste of resources and power consumption can be reduced under the premise of ensuring the normal operation of the CPU.
  • an embodiment of the present invention provides a method for frequency-cutting, and the method may include:
  • the current frequency points required by the system are calculated to obtain the working frequency points required for the DDR in the system.
  • the embodiment of the present invention obtains the required operating frequency point of the DDR in the system at the frequency point currently required by the system.
  • the DDR busy state indication signal when the DDR is idle, the DDR busy state indication signal is pulled low; when the DDR is working, the DDR busy state indication signal is pulled high.
  • the DDR busy state indication signal can be used to obtain the working bandwidth occupancy of the DDR.
  • the system can determine the working bandwidth occupancy degree of the DDR according to the working bandwidth occupancy rate of the DDR and the current working frequency point of the DDR in the system. In the subsequent processing, the information that the working bandwidth occupancy of the DDR is too high or too low is used as the basis for the DDR frequency switching.
  • the DDR frequency when the DDR frequency is switched, the DDR may be inaccessible for a certain period of time, but there are some modules in the SOC system that require high real-time performance. Therefore, in order to ensure the normal operation of these modules, when the frequency-cutting action is initiated, Need to detect the status of these modules.
  • the current working state of the module with high real-time requirements in the SOC system is detected, and it is determined whether the current time point can be cut. If the current time point can be cut, the cut frequency state of the DDR at the current time point is determined.
  • the real-time working state of the system refers to a module with high real-time requirements in the SOC system in this embodiment. If the modules are processing data, frequency switching of the DDR may result in Data loss or even a system crash. Therefore, while reducing the power consumption of the DDR, considering the real-time working state of the whole system, the current working requirements of the module with higher real-time requirements in the integrated SOC system, the time point of the DDR switching frequency is obtained.
  • the DDR frequency switching request needs to perform the frequency-cut processing according to the time point of the DDR switching frequency obtained in the above step S103.
  • step S104 may include :S1041 to S1043:
  • S1041 Generate an up-conversion request when a required operating frequency point of the DDR is greater than a current operating frequency point of the DDR.
  • the bandwidth requirement of the CPU is increased, and the DDR needs to be switched to a higher frequency point.
  • an up-conversion request needs to be generated, and the operating frequency point of the DDR needs to be up-converted.
  • the up-conversion request is used to request an increase in the operating frequency of the DDR.
  • the frequency reduction request is generated, and the working frequency of the DDR needs to be down-converted, that is, the frequency-reduction request is used to request to reduce the working frequency of the DDR. If the current DDR operating bandwidth occupancy is greater than the first preset threshold, the DDR needs to maintain the current operating frequency point, that is, the hold request is used to request to maintain the DDR operating frequency.
  • the working frequency of the DDR needs to be up-converted; if the current DDR operating bandwidth occupancy is less than the second preset threshold, the frequency-reduction is generated. The request needs to be down-converted to the working frequency point of the DDR.
  • step S104 is further described by a jump of the internal state machine of the frequency-cutting device.
  • the internal state machine includes: F_REQ_CHECK state, F_REQ_UP state, F_REQ_DOWN state, F_REQ_HOLD state, F_DDR_UP state, F_DDR_DOWN state, and F_DDR_HOLD. status.
  • the F_REQ_CHECK state is configured to sample the required operating frequency point of the DDR and determine the relationship between the required operating frequency point of the DDR and the current operating frequency point of the DDR.
  • the system issues an up-conversion request, and the state machine jumps to the F_REQ_UP state; when the required working frequency of the DDR is less than the current working frequency of the DDR, the system issues a down-frequency request.
  • the state machine jumps to the F_REQ_DOWN state; when the DDR required operating frequency point is equal to the DDR current operating frequency point, the system issues a hold request and the state machine jumps to the F_REQ_HOLD state. among them,
  • the F_REQ_UP state indicates that the bandwidth demand of the CPU increases.
  • the DDR needs to switch to a higher frequency point, and the state machine jumps to the F_DDR_UP state to start the up-conversion process.
  • the F_REQ_DOWN state indicates that the bandwidth requirement of the CPU is reduced, and the DDR needs to be switched to a lower frequency point. Here, it is necessary to further judge the working bandwidth occupancy of the DDR to determine the direction of the state machine. If the current DDR operating bandwidth usage is low, the state machine jumps to the F_DDR_DOWN state and starts the down-clocking process. If the current DDR operating bandwidth occupancy rate is high, the state machine jumps to the F_DDR_HOLD state.
  • the F_REQ_HOLD state indicates that the bandwidth requirement of the CPU is unchanged.
  • the working bandwidth occupancy of the DDR is further determined to determine the direction of the state machine. If the current DDR operating bandwidth occupancy rate is high, the operating frequency of the DDR is raised to a frequency point, the state machine jumps to the F_DDR_UP state, and the up-conversion process is initiated; if the current DDR operating bandwidth occupancy rate is low, the DDR is The operating frequency point is lowered by one frequency point, and the state machine jumps to the F_DDR_DOWN state to start the down-conversion process.
  • F_DDR_UP state which is used to start the DDR upscaling process.
  • F_DDR_DOWN state which is used to start the DDR down-conversion process.
  • F_DDR_HOLD state this state is used to indicate that the current system does not need to perform frequency switching, and the state machine jumps to the F_REQ_CHECK state to judge the next round of DDR frequency switching.
  • step S105 includes: S1051 to S1053:
  • the DDR maintains a current working frequency point.
  • the DDR is up-converted, down-converted, or maintained at the current operating frequency point by the DDR's cut-frequency request.
  • the automatic switching of the DDR is completed through the peripheral bus interface. After the automatic frequency cut of the DDR is completed, the system will judge the working frequency point required by the next DDR, and perform a new round of frequency cut operation.
  • the embodiment of the present invention provides a frequency-cutting method. After obtaining the time point of the DDR switching frequency, the DDR is cut by comparing the working frequency point of the DDR with the current working frequency of the DDR, and combining the working bandwidth occupancy of the DDR. The frequency request, and then frequency switching of the DDR according to the frequency cut request, prevents the system from crashing during the frequency cutting process, reduces power consumption, and prevents waste of resources.
  • the method includes: a determining module 501, a generating module 502, and a switching module 503;
  • the determining module 501 is configured to obtain a bandwidth request of all CPUs, determine a working frequency point required for the DDR, determine a working bandwidth occupancy rate of the DDR according to the DDR busy state indication signal, and determine a DDR according to a real-time working state of the system. The point in time at which the frequency is switched;
  • the generating module 502 is configured to generate a cut frequency request according to the DDR required operating frequency point and the DDR current working frequency point at a time point of the DDR switching frequency;
  • the switching module 503 is configured to perform frequency switching on the DDR according to the frequency cut request.
  • the generating module 502 is configured to generate an up-frequency request when the required working frequency of the DDR is greater than a current working frequency of the DDR;
  • the generating module 502 is configured to generate a down-converting request when the required working frequency of the DDR is less than the current working frequency of the DDR, and the working bandwidth occupancy of the current DDR is less than the first preset threshold. And, when the DDR required operating frequency point is less than the DDR current operating frequency point, and the current DDR operating bandwidth occupancy rate is greater than the first preset threshold, a hold request is generated.
  • the generating module 502 is configured to generate an up frequency request when the required working frequency of the DDR is equal to the current working frequency of the DDR, and the working bandwidth occupancy of the current DDR is greater than the second preset threshold. And when the DDR required operating frequency point is equal to the DDR current operating frequency point, and the current DDR working bandwidth occupancy is less than the second preset threshold, a frequency down request is generated.
  • the switching module 503 is configured to: when the frequency-cut request is an up-conversion request, perform an up-conversion process on the working frequency point of the DDR according to a preset up-frequency range; when the frequency-cut request When the frequency reduction request is made, the operating frequency point of the DDR is down-converted according to a preset frequency-down range; and when the frequency-cut request is a hold request, the DDR maintains a current working frequency point.
  • the determining module 501, the generating module 502, and the switching module 503 may each be a Central Processing Unit (CPU), a Micro Processor Unit (MPU), and a number located in the frequency cutting device 5.
  • CPU Central Processing Unit
  • MPU Micro Processor Unit
  • DSP signal processor
  • FPGA Field Programmable Gate Array
  • the embodiment of the invention provides a frequency-cutting device. After obtaining the time point of the DDR switching frequency, the DDR is cut by comparing the working frequency point of the DDR with the current working frequency of the DDR, and combining the working bandwidth occupancy of the DDR. Frequency request, then frequency switching of DDR according to the frequency cut request, preventing system crash during the frequency cut process, reducing power consumption and preventing resource waves fee.
  • the hardware implementation device may specifically include five parts: an acquisition module, a monitoring module, a synchronization module, a judging module, and Automatic switching module; among them,
  • the acquisition module is configured to acquire bandwidth requests of all CPUs and determine a working frequency point required for the DDR.
  • the collection module receives the bandwidth request of each CPU in the system.
  • four CPUs are connected to the collection module, and the bandwidth request is transmitted to the collection module, and the collection module is further connected to the determination module.
  • the acquisition module Before the acquisition module performs processing, after the system is powered on, the DDR is powered on and initialized one by one, and the configuration parameters of each frequency point of the DDR are obtained. After receiving the bandwidth request of each CPU in the system, the acquisition module calculates the required working frequency of the DDR according to the bandwidth request of each CPU in the system and the threshold value of each frequency point of the DDR, and the DDR is calculated. The required operating frequency point is sent to the determination module.
  • the monitoring module is configured to determine the working bandwidth occupancy of the DDR according to the DDR busy state indication signal, and is respectively connected to the determining module and the DDR.
  • the monitoring module determines the state of the DDR working or idle according to the busy state indication signal provided by the DDR.
  • the working bandwidth occupancy of the DDR can be determined according to the DDR busy state indication signal.
  • the system can determine the working bandwidth occupancy degree of the DDR according to the working bandwidth occupancy rate of the DDR and the current working frequency point of the DDR in the system.
  • the information about the working bandwidth occupancy of the DDR is too high or too low as the basis for the DDR frequency switching. Therefore, the monitoring module sends the working bandwidth occupancy level to the determining module as the basis for the frequency switching judgment.
  • the synchronization module is respectively connected to the determination module and other modules with higher real-time requirements in the system, and is configured to determine a time point of the DDR switching frequency according to the real-time working state of the system.
  • the module with higher real-time requirements can be a device such as a display.
  • the synchronization module detects the working state of other modules with higher real-time requirements in the system, so as to determine the time point of the DDR switching frequency, and prevent data loss and system crash. After determining the time point of the DDR switching frequency, the synchronization module sends the information to the location Describe the judgment module.
  • the determining module is respectively connected to the four modules of the collecting module, the monitoring module, the synchronization module and the automatic switching module, and configured to be at the time point of the DDR switching frequency, according to the required working frequency point of the DDR and the current DDR The working frequency point generates a cut frequency request.
  • the acquisition module, the monitoring module, the synchronization module, and the automatic switching module respectively send respective generated related signals to the determining module, and the determining module determines the frequency switching condition of the DDR.
  • the determining module sends a cut frequency request to the automatic switching module according to the determined frequency cut condition.
  • the automatic switching module is respectively connected to the determining module, the clock controller and the multiplexer, and is configured to perform frequency switching on the DDR according to the frequency cutting request.
  • the automatic switching module After receiving the frequency cut request sent by the determining module, the automatic switching module controls the configuration interface, starts the frequency cutting process, and performs frequency switching on the DDR. After completing the frequency switching, the automatic switching module releases control of the DDR configuration interface.
  • the automatic switching module sends out the required command queue according to different DDR controllers and their frequency-cutting processes, and automatically completes the frequency-cutting process of the DDR through the peripheral bus interface. After the frequency cut is completed, the signal of the completion of the cut frequency is sent to the determining module, so that the determining module starts a new round of frequency switching judgment process.
  • the embodiment of the invention provides a hardware implementation device based on the frequency-cutting device. After obtaining the time point of the DDR switching frequency, the working bandwidth of the DDR is compared with the current working frequency of the DDR, and the working bandwidth occupancy of the DDR is obtained. The DDR cut-frequency request, and then frequency switching of the DDR according to the frequency-cut request, prevents the system from crashing during the frequency-cutting process, reduces power consumption, and prevents waste of resources.
  • embodiments of the present invention can be provided as a method, system, or computer program product. Accordingly, the present invention can take the form of a hardware embodiment, a software embodiment, or a combination of software and hardware. Moreover, the invention can take the form of a computer program product embodied on one or more computer-usable storage media (including but not limited to disk storage and optical storage, etc.) including computer usable program code.
  • the computer program instructions can also be stored in a computer readable memory that can direct a computer or other programmable data processing device to operate in a particular manner, such that the instructions stored in the computer readable memory produce an article of manufacture comprising the instruction device.
  • the apparatus implements the functions specified in one or more blocks of a flow or a flow and/or block diagram of the flowchart.
  • These computer program instructions can also be loaded onto a computer or other programmable data processing device such that a series of operational steps are performed on a computer or other programmable device to produce computer-implemented processing for execution on a computer or other programmable device.
  • the instructions provide steps for implementing the functions specified in one or more of the flow or in a block or blocks of a flow diagram.
  • the frequency-cutting apparatus of the embodiment of the present invention includes: a processor and a memory configured to store a computer program executable on the processor,
  • the processor is configured to perform the steps of the method of the embodiment of the present invention when the computer program is executed.
  • an embodiment of the present invention further provides a computer readable storage medium, on which a computer program is stored, and when the computer program is executed by a processor, the steps of the method of the embodiment of the present invention are implemented.
  • the solution provided by the embodiment of the present invention obtains a DDR cutoff request by comparing the working frequency point of the DDR with the current working frequency of the DDR, and then the working bandwidth of the DDR. Frequency cutting of DDR according to the frequency cut request Change, prevent system crash during the frequency cut, while reducing power consumption and preventing waste of resources.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Sources (AREA)
  • Mobile Radio Communication Systems (AREA)

Abstract

本发明实施例公开了一种切频方法，包括：获取所有CPU的带宽请求，确定DDR所需工作频率点；根据DDR忙闲状态指示信号，确定DDR的工作带宽占用率；根据系统的实时工作状态，确定DDR切换频率的时间点；在所述DDR切换频率的时间点，根据所述DDR所需工作频率点和DDR当前工作频率点，生成切频请求；根据所述切频请求，对DDR进行频率切换。本发明实施例同时还公开了一种切频装置和计算机可读存储介质。

Description

一种切频方法、装置和计算机可读存储介质
相关申请的交叉引用
本申请基于申请号为201610323859.5、申请日为2016年05月16日的中国专利申请提出，并要求该中国专利申请的优先权，该中国专利申请的全部内容在此引入本申请作为参考。
技术领域
本发明涉及智能终端技术领域，尤其涉及一种切频方法、装置和计算机可读存储介质。
背景技术
在服务器、计算机及智能移动终端中，双倍速率同步动态随机存储器(DDR，Double Data Rate)有广泛的应用。近年来，随着智能移动终端的快速发展，多种功能层出不穷，芯片的规模也越来越大，速率越来越快，但是随之而来的是功耗大幅攀升的问题。针对上述功耗大幅攀升的问题，需要对耗电较多的DDR进行频率切换。
现有技术中，终端根据当前中央处理器(CPU，Central Processing Unit)的频率变化情况调节DDR的频率，使DDR的频率与CPU的负载情况相匹配。然而，在现有的片上系统(SoC，System-on-a-Chip)中，存在多个CPU。当其中一个CPU空闲，需要降低DDR的频率时，仅依据当前CPU的工作状态是不能判断是否可以降低DDR的频率的。
发明内容
为解决上述技术问题，本发明实施例期望提供一种切频方法、装置和计算机可读存储介质。
本发明实施例的技术方案是这样实现的：
第一方面，本发明实施例提供了一种切频方法，包括：
获取所有CPU的带宽请求，确定DDR所需工作频率点；
根据DDR忙闲状态指示信号，确定DDR的工作带宽占用率；
根据系统的实时工作状态，确定DDR切换频率的时间点；
在所述DDR切换频率的时间点，根据所述DDR所需工作频率点和DDR当前工作频率点，生成切频请求；
根据所述切频请求，对DDR进行频率切换。
上述方案中，当所述DDR所需工作频率点大于DDR当前工作频率点时，生成升频请求；
上述方案中，当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第一预设阈值时，生成降频请求；
当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第一预设阈值时，生成保持请求。
上述方案中，当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第二预设阈值时，生成升频请求；
当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第二预设阈值时，生成降频请求。
上述方案中，当所述切频请求为升频请求时，将所述DDR的工作频率点根据预设的升频范围做升频处理；
当所述切频请求为降频请求时，将所述DDR的工作频率点根据预设的降频范围做降频处理；
当所述切频请求为保持请求时，所述DDR保持当前的工作频率点。
第二方面，本发明实施例还提供了一种切频装置，包括：确定模块、生成模块和切换模块；其中，
所述确定模块，配置为获取所有CPU的带宽请求，确定DDR所需工作频率点；根据DDR忙闲状态指示信号，确定DDR的工作带宽占用率；以及，根据系统的实时工作状态，确定DDR切换频率的时间点；
所述生成模块，配置为在所述DDR切换频率的时间点，根据所述DDR所需工作频率点和DDR当前工作频率点，生成切频请求；
所述切换模块，配置为根据所述切频请求，对DDR进行频率切换。
上述方案中，所述生成模块，配置为当所述DDR所需工作频率点大于DDR当前工作频率点时，生成升频请求；
上述方案中，所述生成模块，配置为当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第一预设阈值时，生成降频请求；以及，当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第一预设阈值时，生成保持请求。
上述方案中，所述生成模块，配置为当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第二预设阈值时，生成升频请求；以及，当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第二预设阈值时，生成降频请求。
上述方案中，所述切换模块，配置为当所述切频请求为升频请求时，将所述DDR的工作频率点根据预设的升频范围做升频处理；当所述切频请求为降频请求时，将所述DDR的工作频率点根据预设的降频范围做降频处理；以及，当所述切频请求为保持请求时，所述DDR保持当前的工作频率点。
第三方面，本发明实施例提供了一种切频装置，所述装置包括：处理器和配置为存储能够在所述处理器上运行的计算机程序的存储器，
其中，所述处理器配置为运行所述计算机程序时，执行上述方法的步骤。
第四方面，本发明实施例提供了一种计算机可读存储介质，其上存储有计算机程序，所述计算机程序被处理器执行时实现上述方法的步骤。
本发明实施例提供了一种切频方法、装置和计算机可读存储介质，获得DDR切换频率的时间点之后，通过对DDR所需工作频率点和DDR当前 工作频率点的比较，再结合DDR的工作带宽占用率得到DDR的切频请求，然后根据切频请求对DDR进行频率切换，防止了切频过程中系统崩溃，同时降低了功耗，防止了资源浪费。
附图说明
图1为本发明实施例一提供的切频方法流程示意图；
图2为本发明实施例一提供的切频请求流程示意图；
图3为本发明实施例一提供的内部状态机状态跳转示意图；
图4为本发明实施例一提供的切频处理流程示意图；
图5为本发明实施例二提供的切频装置结构示意图；
图6为本发明实施例三提供的硬件实现装置连接示意图。
具体实施方式
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述。
DDR一般工作在最大频率，且需要与CPU的负载情况相匹配。当CPU处理的数据量减小，工作在低频状态时，DDR却一直工作在最大频率，会造成资源浪费，增加功耗。因此，需要根据CPU的工作状态对DDR的频率进行相应的调整，这样就可以使得DDR的频率与CPU的频率相适应，在保证CPU正常工作的前提下，减少资源浪费，降低功耗。
实施例一
参见图1，其示出了本发明实施例提供一种切频方法，所述方法可以包括：
S101、获取所有CPU的带宽请求，确定DDR所需工作频率点。
需要说明的是，根据系统内当前所有CPU的带宽请求，将系统当前所需的频率点计算出来，用以得到系统内DDR所需的工作频率点。
由于DDR无法决定自身的工作频率，需要根据系统提供的时钟信号， 即系统当前所需的频率点提供，因此，本发明实施例以系统当前所需的频率点得到系统内DDR所需工作频率点。
S102、根据DDR忙闲状态指示信号，确定DDR的工作带宽占用率。
需要说明的是，当DDR空闲时，DDR忙闲状态指示信号被拉低；当DDR工作时，DDR忙闲状态指示信号被拉高。统计DDR忙闲状态指示信号可以得到DDR的工作带宽占用率。系统根据所述DDR的工作带宽占用率和系统内DDR当前工作频率点，可以判断DDR的工作带宽占用率程度。在后续的处理过程中，以DDR的工作带宽占用率程度过高或是过低的信息作为DDR频率切换的依据。
S103、根据系统的实时工作状态，确定DDR切换频率的时间点。
可以理解地，当DDR频率切换时，会引起DDR在一定时间内无法访问，但是SOC系统中存在一些对实时性要求较高的模块，因此，为了保证这些模块正常工作，在发起切频动作时需要检测这些模块的状态。检测SOC系统中对实时性要求较高的模块当前工作状态，判断当前时间点是否可以切频。若当前时间点可以切频，则对当前时间点的DDR需要进行的切频状态进行判断。
需要说明的是，系统的实时工作状态，在本实施例中是指SOC系统中对实时性要求较高的模块，若在这些模块正在处理数据的过程中，对DDR进行频率切换则有可能导致数据丢失甚至是系统崩溃。因此在对DDR切频以降低功耗的同时，考虑到了整个系统的实时工作状态，综合SOC系统中对实时性要求较高的模块当前的工作需求，得出DDR切换频率的时间点。
S104、在所述DDR切换频率的时间点，根据所述DDR所需工作频率点和DDR当前工作频率点，生成切频请求。
由于需要满足对实时性要求较高的模块正常工作的需求，防止数据丢失等情况发生，在进行DDR频率切换请求的时候需要根据上述步骤S103中得到的DDR切换频率的时间点进行切频处理。
需要说明的是，DDR是以一定的频率点进行工作的，在切频之前，系统需要确定DDR当前工作频率点，然后将DDR所需工作频率点与DDR当 前工作频率点进行对比判断，再结合DDR的工作带宽占用率可以确定DDR的切频请求，所述切频请求包括：升频请求、降频请求和保持请求，参见图2，步骤S104可以包括：S1041至S1043：
S1041、当所述DDR所需工作频率点大于DDR当前工作频率点时，生成升频请求。
可以理解地，在升频状态下，说明CPU的带宽需求增加，DDR需要切换到较高频率点，此时需要生成升频请求，需要对DDR的工作频率点做升频处理。DDR进行升频处理后能够与CPU增加的带宽需求相匹配，保证CPU的正常工作。也就是说，所述升频请求用于请求升高DDR的工作频点。
S1042、当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第一预设阈值时，生成降频请求；
相应地，当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第一预设阈值时，生成保持请求。
可以理解地，当所述DDR所需工作频率点小于DDR当前工作频率点，说明CPU的带宽需求减小，此时需要对当前DDR的工作带宽占用率进行判断，来确定如何对DDR的频率进行切换。
若当前DDR的工作带宽占用率小于第一预设阈值时，生成降频请求，需要对DDR的工作频率点做降频处理，也就是说，所述降频请求用于请求降低DDR的工作频点；若当前DDR的工作带宽占用率大于第一预设阈值时，生成保持请求，DDR需要保持当前的工作频率点，也就是说，所述保持请求用于请求保持DDR的工作频点。
S1043、当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第二预设阈值时，生成升频请求；
相应地，当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第二预设阈值时，生成降频请求。
可以理解地，当所述DDR所需工作频率点等于DDR当前工作频率点，说明CPU的带宽需求不变，此时需要对当前DDR的工作带宽占用率进行判断，来确定如何对DDR的频率进行切换。
若当前DDR的工作带宽占用率大于第二预设阈值，生成升频请求，需要对DDR的工作频率点做升频处理；若当前DDR的工作带宽占用率小于第二预设阈值，生成降频请求，需要对DDR的工作频率点做降频处理。
相应地，参见图3，用切频装置内部状态机的跳转来对步骤S104进行进一步的说明，内部状态机包括：F_REQ_CHECK状态、F_REQ_UP状态、F_REQ_DOWN状态、F_REQ_HOLD状态、F_DDR_UP状态、F_DDR_DOWN状态和F_DDR_HOLD状态。
这里对内部状态机的每一个状态进行具体说明：
F_REQ_CHECK状态，配置为采样DDR所需工作频率点，并判断DDR所需工作频率点与DDR当前工作频率点的关系。当DDR所需工作频率点大于DDR当前工作频率点时，系统发出升频请求，状态机跳转至F_REQ_UP状态；当DDR所需工作频率点小于DDR当前工作频率点时，系统发出降频请求，状态机跳转至F_REQ_DOWN状态；当DDR所需工作频率点等于DDR当前工作频率点时，系统发出保持请求，状态机跳转至F_REQ_HOLD状态。其中，
F_REQ_UP状态，说明CPU的带宽需求增加，DDR需要切换到较高频率点，状态机跳转至F_DDR_UP状态，启动升频流程。
F_REQ_DOWN状态，说明CPU的带宽需求减小，DDR需要切换到较低频率点。这里需要对DDR的工作带宽占用率进行进一步的判断，用以决定状态机的跳转方向。若当前DDR的工作带宽占用率较低，状态机跳转至F_DDR_DOWN状态,启动降频流程；若当前DDR的工作带宽占用率较高，状态机跳转至F_DDR_HOLD状态。
F_REQ_HOLD状态，说明CPU的带宽需求不变，这里同样需要对DDR的工作带宽占用率进行进一步的判断，用以决定状态机的跳转方向。若当前DDR的工作带宽占用率较高，将DDR的工作频率点升高一个频率点，状态机跳转至F_DDR_UP状态，启动升频流程；若当前DDR的工作带宽占用率较低，将DDR的工作频率点降低一个频率点，状态机跳转至F_DDR_DOWN状态,启动降频流程。
F_DDR_UP状态，该状态用于启动DDR升频流程。
F_DDR_DOWN状态，该状态用于启动DDR降频流程。
F_DDR_HOLD状态，该状态用于指示当前系统不需要进行频率切换，状态机跳转至F_REQ_CHECK状态，对下一轮的DDR频率切换进行判断。
S105、根据所述切频请求，对DDR进行频率切换。
在一实施例中，参见图4，上述步骤S105包括：S1051至S1053：
S1051、当所述切频请求为升频请求时，将所述DDR的工作频率点根据预设的升频范围做升频处理；
S1052、当所诉切频请求为降频请求时，将所述DDR的工作频率点根据预设的降频范围做降频处理；
S1053、当所诉切频请求为保持请求时，所述DDR保持当前的工作频率点。
由DDR的切频请求，对DDR进行升频、降频或保持当前工作频率点的处理。通过外围总线接口，完成了对DDR的自动切频。在对DDR的自动切频完成之后，系统会对接下来DDR所需的工作频率点进行判断，执行新一轮的切频操作。
本发明实施例提供了一种切频方法，获得DDR切换频率的时间点之后，通过对DDR所需工作频率点和DDR当前工作频率点的比较，再结合DDR的工作带宽占用率得到DDR的切频请求，然后根据切频请求对DDR进行频率切换，防止了切频过程中系统崩溃，同时降低了功耗，防止了资源浪费。
实施例二
参见图5，其示出了本发明实施例提供的一种切频装置5，所述方法装置包括：确定模块501、生成模块502和切换模块503；其中，
所述确定模块501，配置为获取所有CPU的带宽请求，确定DDR所需工作频率点；根据DDR忙闲状态指示信号，确定DDR的工作带宽占用率；以及，根据系统的实时工作状态，确定DDR切换频率的时间点；
所述生成模块502，配置为在所述DDR切换频率的时间点，根据所述DDR所需工作频率点和DDR当前工作频率点，生成切频请求；
所述切换模块503，配置为根据所述切频请求，对DDR进行频率切换。
在一实施例中，所述生成模块502，配置为当所述DDR所需工作频率点大于DDR当前工作频率点时，生成升频请求；
在一实施例中，所述生成模块502，配置为当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第一预设阈值时，生成降频请求；以及，当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第一预设阈值时，生成保持请求。
在一实施例中，所述生成模块502，配置为当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第二预设阈值时，生成升频请求；以及，当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第二预设阈值时，生成降频请求。
在一实施例中，切换模块503，配置为当所述切频请求为升频请求时，将所述DDR的工作频率点根据预设的升频范围做升频处理；当所述切频请求为降频请求时，将所述DDR的工作频率点根据预设的降频范围做降频处理；以及，当所述切频请求为保持请求时，所述DDR保持当前的工作频率点。
具体地，本发明实施例提供的切频装置的说明可以参考实施例一的切频方法的说明，本发明实施例在此不再赘述。
在实际应用中，所述确定模块501、生成模块502和切换模块503均可由位于切频装置5中的中央处理器(Central Processing Unit，CPU)、微处理器(Micro Processor Unit，MPU)、数字信号处理器(Digital Signal Processor，DSP)、或现场可编程门阵列(Field Programmable Gate Array，FPGA)等实现。
本发明实施例提供了一种切频装置，获得DDR切换频率的时间点之后，通过对DDR所需工作频率点和DDR当前工作频率点的比较，再结合DDR的工作带宽占用率得到DDR的切频请求，然后根据切频请求对DDR进行频率切换，防止了切频过程中系统崩溃，同时降低了功耗，防止了资源浪 费。
实施例三
对图5所示的装置，参见图6，其示出了本发明实施例提供的硬件实现装置，所述硬件实现装置具体可以包括5个部分：采集模块、监控模块、同步模块、判断模块和自动切换模块；其中，
所述采集模块，配置为获取所有CPU的带宽请求，确定DDR所需工作频率点。该采集模块接收系统内的每一个CPU的带宽请求，本实施例中例举了四个CPU与采集模块相连接，并且传输带宽请求至采集模块，所述采集模块还与判断模块相连。
在采集模块进行处理之前，系统上电后，对DDR逐个频率点进行上电初始化，获得DDR各个频率点的配置参数。所述采集模块在接收到系统内每一个CPU的带宽请求之后，根据系统内每一个CPU的带宽请求和DDR各个频率点的门限值，将DDR所需工作频率点计算出来，将所述DDR所需工作频率点发送至所述判断模块。
所述监控模块，配置为根据DDR忙闲状态指示信号，确定DDR的工作带宽占用率，分别与判断模块和DDR相连。
所述监控模块根据DDR提供的忙闲状态指示信号，对DDR工作或空闲的状态进行判断。根据DDR忙闲状态指示信号可以确定DDR的工作带宽占用率。系统根据所述DDR的工作带宽占用率和系统内DDR当前工作频率点，可以判断DDR的工作带宽占用率程度。由于DDR的工作带宽占用率程度过高或是过低的信息作为DDR频率切换的依据，因此所述监控模块将工作带宽占用率程度发送至所述判断模块，作为频率切换判断的依据。
所述同步模块分别与所述判断模块与系统内其他实时性要求较高的模块相连，配置为根据系统的实时工作状态，确定DDR切换频率的时间点。这里实时性要求较高的模块，可以是显示器等设备。
所述同步模块对系统内其他实时性要求较高的模块的工作状态进行检测，以便确定DDR切换频率的时间点，防止数据丢失和系统崩溃的情况发生。在确定DDR切换频率的时间点之后，所述同步模块将该信息发送至所 述判断模块。
所述判断模块，分别与采集模块、监控模块、同步模块和自动切换模块这四个模块进行连接，配置为在所述DDR切换频率的时间点，根据所述DDR所需工作频率点和DDR当前工作频率点，生成切频请求。
所述采集模块、监控模块、同步模块和自动切换模块均将各自产生的相关信号发送至所述判断模块，由所述判断模块裁决DDR的频率切换情况。所述判断模块根据判断出的切频情况向所述自动切换模块发送切频请求。
所述自动切换模块，分别与判断模块、时钟控制器与多路转换器相连，配置为根据所述切频请求，对DDR进行频率切换。
所述自动切换模块接收到所述判断模块发送的切频请求之后，控制配置接口，启动切频流程，对DDR进行频率切换。在完成频率切换之后，所述自动切换模块释放对DDR配置接口的控制。
需要进一步说明的是，所述自动切换模块根据不同的DDR控制器及其切频流程，发出其所需要的命令队列，通过外围总线接口自动完成DDR的切频流程。当切频完成以后，发送切频完成的信号给所述判断模块，以便所述判断模块启动新一轮的频率切换判断过程。
本发明实施例提供了基于切频装置的硬件实现装置，获得DDR切换频率的时间点之后，通过对DDR所需工作频率点和DDR当前工作频率点的比较，再结合DDR的工作带宽占用率得到DDR的切频请求，然后根据切频请求对DDR进行频率切换，防止了切频过程中系统崩溃，同时降低了功耗，防止了资源浪费。
本领域内的技术人员应明白，本发明的实施例可提供为方法、系统、或计算机程序产品。因此，本发明可采用硬件实施例、软件实施例、或结合软件和硬件方面的实施例的形式。而且，本发明可采用在一个或多个其中包含有计算机可用程序代码的计算机可用存储介质(包括但不限于磁盘存储器和光学存储器等)上实施的计算机程序产品的形式。
本发明是参照根据本发明实施例的方法、设备(系统)、和计算机程序产品的流程图和/或方框图来描述的。应理解可由计算机程序指令实现流程 图和/或方框图中的每一流程和/或方框、以及流程图和/或方框图中的流程和/或方框的结合。可提供这些计算机程序指令到通用计算机、专用计算机、嵌入式处理机或其他可编程数据处理设备的处理器以产生一个机器，使得通过计算机或其他可编程数据处理设备的处理器执行的指令产生用于实现在流程图一个流程或多个流程和/或方框图一个方框或多个方框中指定的功能的装置。
这些计算机程序指令也可存储在能引导计算机或其他可编程数据处理设备以特定方式工作的计算机可读存储器中，使得存储在该计算机可读存储器中的指令产生包括指令装置的制造品，该指令装置实现在流程图一个流程或多个流程和/或方框图一个方框或多个方框中指定的功能。
这些计算机程序指令也可装载到计算机或其他可编程数据处理设备上，使得在计算机或其他可编程设备上执行一系列操作步骤以产生计算机实现的处理，从而在计算机或其他可编程设备上执行的指令提供用于实现在流程图一个流程或多个流程和/或方框图一个方框或多个方框中指定的功能的步骤。
基于此，本发明实施例切频装置包括：处理器和配置为存储能够在所述处理器上运行的计算机程序的存储器，
其中，所述处理器配置为运行所述计算机程序时，执行本发明实施例方法的步骤。
另外，本发明实施例还提供了一种计算机可读存储介质，其上存储有计算机程序，所述计算机程序被处理器执行时实现本发明实施例方法的步骤。
以上所述，仅为本发明的较佳实施例而已，并非用于限定本发明的保护范围。
工业实用性
本发明实施例提供的方案，获得DDR切换频率的时间点之后，通过对DDR所需工作频率点和DDR当前工作频率点的比较，再结合DDR的工作带宽占用率得到DDR的切频请求，然后根据切频请求对DDR进行频率切 换，防止了切频过程中系统崩溃，同时降低了功耗，防止了资源浪费。

Claims (12)

  1. 一种切频方法，所述方法包括：
    获取所有CPU的带宽请求，确定DDR所需工作频率点；
    根据DDR忙闲状态指示信号，确定DDR的工作带宽占用率；
    根据系统的实时工作状态，确定DDR切换频率的时间点；
    在所述DDR切换频率的时间点，根据所述DDR所需工作频率点和DDR当前工作频率点，生成切频请求；
    根据所述切频请求，对DDR进行频率切换。
  2. 根据权利要求1所述的方法，其中，所述在所述DDR切换频率的时间点，根据所述DDR所需工作频率点和DDR当前工作频率点，生成切频请求，包括：
    当所述DDR所需工作频率点大于DDR当前工作频率点时，生成升频请求。
  3. 根据权利要求1所述的方法，其中，所述在所述DDR切换频率的时间点，根据所述DDR所需工作频率点和DDR当前工作频率点，生成切频请求，包括：
    当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第一预设阈值时，生成降频请求；
    或者当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第一预设阈值时，生成保持请求。
  4. 根据权利要求1所述的方法，其中，所述在所述DDR切换频率的时间点，根据所述DDR所需工作频率点和DDR当前工作频率点，生成切频请求，包括：
    当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第二预设阈值时，生成升频请求；
    或者当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第二预设阈值时，生成降频请求。
  5. 根据权利要求1所述的方法，其中，所述根据所述切频请求，对DDR进行频率切换，包括：
    当所述切频请求为升频请求时，将所述DDR的工作频率点根据预设的升频范围做升频处理；
    或者当所述切频请求为降频请求时，将所述DDR的工作频率点根据预设的降频范围做降频处理；
    或者当所述切频请求为保持请求时，所述DDR保持当前的工作频率点。
  6. 一种切频装置，所述装置包括：确定模块、生成模块和切换模块；其中，
    所述确定模块，配置为获取所有CPU的带宽请求，确定DDR所需工作频率点；根据DDR忙闲状态指示信号，确定DDR的工作带宽占用率；以及，根据系统的实时工作状态，确定DDR切换频率的时间点；
    所述生成模块，配置为在所述DDR切换频率的时间点，根据所述DDR所需工作频率点和DDR当前工作频率点，生成切频请求；
    所述切换模块，配置为根据所述切频请求，对DDR进行频率切换。
  7. 根据权利要求6所述的装置，其中，
    所述生成模块，配置为当所述DDR所需工作频率点大于DDR当前工作频率点时，生成升频请求。
  8. 根据权利要求6所述的装置，其中，
    所述生成模块，配置为当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第一预设阈值时，生成降频请求；或者当所述DDR所需工作频率点小于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第一预设阈值时，生成保持请求。
  9. 根据权利要求6所述的装置，其中，
    所述生成模块，配置为当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率大于第二预设阈值时，生成升频请求；或者当所述DDR所需工作频率点等于DDR当前工作频率点，且当前DDR的工作带宽占用率小于第二预设阈值时，生成降频请求。
  10. 根据权利要求6所述的装置，其中，
    所述切换模块，配置为当所述切频请求为升频请求时，将所述DDR的工作频率点根据预设的升频范围做升频处理；或者当所述切频请求为降频请求时，将所述DDR的工作频率点根据预设的降频范围做降频处理；或者当所述切频请求为保持请求时，所述DDR保持当前的工作频率点。
  11. 一种切频装置，所述装置包括：处理器和配置为存储能够在所述处理器上运行的计算机程序的存储器，
    其中，所述处理器配置为运行所述计算机程序时，执行权利要求1至5任一项所述方法的步骤。
  12. 一种计算机可读存储介质，其上存储有计算机程序，所述计算机程序被处理器执行时实现权利要求1至5任一项所述方法的步骤。
PCT/CN2017/084089 2016-05-16 2017-05-12 一种切频方法、装置和计算机可读存储介质 WO2017198112A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610323859.5 2016-05-16
CN201610323859.5A CN107396428B (zh) 2016-05-16 2016-05-16 一种切频方法和装置

Publications (1)

Publication Number Publication Date
WO2017198112A1 true WO2017198112A1 (zh) 2017-11-23

Family

ID=60325634

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/084089 WO2017198112A1 (zh) 2016-05-16 2017-05-12 一种切频方法、装置和计算机可读存储介质

Country Status (2)

Country Link
CN (1) CN107396428B (zh)
WO (1) WO2017198112A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109451582A (zh) * 2018-11-12 2019-03-08 京信通信系统（中国）有限公司 一种信源选择方法、装置、中继设备及存储介质
CN114020215A (zh) * 2021-11-02 2022-02-08 珠海全志科技股份有限公司 Ddr存储器频率调整方法、计算机装置及计算机可读存储介质
CN114489541A (zh) * 2022-01-14 2022-05-13 山东云海国创云计算装备产业创新中心有限公司 一种基于fpga的vga显存带宽调控方法及相关组件

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108304262A (zh) * 2018-01-18 2018-07-20 福州瑞芯微电子股份有限公司 动态调整数字信号处理器性能的方法、存储介质及计算机

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103929567A (zh) * 2014-05-07 2014-07-16 福州瑞芯微电子有限公司 Ddr频率动态调节的功耗处理方法和装置
CN104484030A (zh) * 2014-12-22 2015-04-01 广东欧珀移动通信有限公司 智能终端降功耗的方法与装置
CN104750223A (zh) * 2013-12-26 2015-07-01 联芯科技有限公司 一种降低多核终端内存访问功耗的方法和系统
CN104850516A (zh) * 2015-05-25 2015-08-19 福州瑞芯微电子有限公司 一种ddr变频设计方法和装置
CN105116985A (zh) * 2015-08-04 2015-12-02 Tcl移动通信科技（宁波）有限公司 一种ddr时钟频率控制方法及系统

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105306685B (zh) * 2015-09-18 2019-03-01 维沃移动通信有限公司 信号质量的测试方法及移动终端

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104750223A (zh) * 2013-12-26 2015-07-01 联芯科技有限公司 一种降低多核终端内存访问功耗的方法和系统
CN103929567A (zh) * 2014-05-07 2014-07-16 福州瑞芯微电子有限公司 Ddr频率动态调节的功耗处理方法和装置
CN104484030A (zh) * 2014-12-22 2015-04-01 广东欧珀移动通信有限公司 智能终端降功耗的方法与装置
CN104850516A (zh) * 2015-05-25 2015-08-19 福州瑞芯微电子有限公司 一种ddr变频设计方法和装置
CN105116985A (zh) * 2015-08-04 2015-12-02 Tcl移动通信科技（宁波）有限公司 一种ddr时钟频率控制方法及系统

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109451582A (zh) * 2018-11-12 2019-03-08 京信通信系统（中国）有限公司 一种信源选择方法、装置、中继设备及存储介质
CN109451582B (zh) * 2018-11-12 2022-12-06 京信网络系统股份有限公司 一种信源选择方法、装置、中继设备及存储介质
CN114020215A (zh) * 2021-11-02 2022-02-08 珠海全志科技股份有限公司 Ddr存储器频率调整方法、计算机装置及计算机可读存储介质
CN114489541A (zh) * 2022-01-14 2022-05-13 山东云海国创云计算装备产业创新中心有限公司 一种基于fpga的vga显存带宽调控方法及相关组件
CN114489541B (zh) * 2022-01-14 2024-05-10 山东云海国创云计算装备产业创新中心有限公司 一种基于fpga的vga显存带宽调控方法及相关组件

Also Published As

Publication number Publication date
CN107396428A (zh) 2017-11-24
CN107396428B (zh) 2020-04-24

Similar Documents

Publication Publication Date Title
EP3137965B1 (en) Cpu/gpu dcvs co-optimization for reducing power consumption in graphics frame processing
WO2017198112A1 (zh) 一种切频方法、装置和计算机可读存储介质
CN107844187B (zh) 功耗管理方法、装置及电子设备
WO2017028697A1 (zh) 计算机集群的扩容和缩容方法及设备
KR101740338B1 (ko) 디지털 시스템에서 동적 클럭 제어 장치 및 방법
EP3268842B1 (en) Methods and systems for coordination of operating states amongst multiple socs within a computing device
US20150295970A1 (en) Method and device for augmenting and releasing capacity of computing resources in real-time stream computing system
US10890962B2 (en) Power management in a configurable bus
CN109358816B (zh) 一种分布式存储系统的流控方法及装置
CN104778111A (zh) 一种进行报警的方法和装置
US10459873B2 (en) Method for adaptively adjusting framerate of graphic processing unit and computer system using thereof
KR101707096B1 (ko) 일반 호스트 기반 제어기 레이턴시 방법 및 장치
CN106155931B (zh) 一种磁盘读限速的方法和装置
US9069881B2 (en) Adaptation of probing frequency for resource consumption
TWI334544B (en) Methods and systems for centralized link power management control (clmc)
CN104424142B (zh) 一种多核处理器系统中访问共享资源的方法与装置
CN103543982A (zh) 一种时钟频率管理方法及移动设备
CN105320246B (zh) 一种信息处理方法及电子设备
US10599195B2 (en) Method and apparatus for controlling hot plug operation of CPU in mobile terminal
US20110320702A1 (en) Operation Frequency Adjusting System and Method
CN111857996B (zh) 一种中断处理方法、系统、设备及计算机可读存储介质
US20120297106A1 (en) Method and System for Dynamically Managing a Bus of a Portable Computing Device
CN112581994A (zh) 同步型存储装置的控制方法、装置和系统
CN112817746B (zh) 一种cpu功率调整方法、装置、设备及可读存储介质
WO2021056416A1 (en) Power management method and apparatus

Legal Events

Date Code Title Description
NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17798675

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 17798675

Country of ref document: EP

Kind code of ref document: A1