WO2017156823A1 - 液晶显示装置及其驱动方法 - Google Patents

液晶显示装置及其驱动方法 Download PDF

Info

Publication number
WO2017156823A1
WO2017156823A1 PCT/CN2016/079974 CN2016079974W WO2017156823A1 WO 2017156823 A1 WO2017156823 A1 WO 2017156823A1 CN 2016079974 W CN2016079974 W CN 2016079974W WO 2017156823 A1 WO2017156823 A1 WO 2017156823A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel
gate line
row
liquid crystal
crystal display
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/CN2016/079974
Other languages
English (en)
French (fr)
Inventor
张婷婷
王聪
黄俊宏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Technology Co Ltd
Priority to US15/109,653 priority Critical patent/US20180108304A1/en
Publication of WO2017156823A1 publication Critical patent/WO2017156823A1/zh
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1343—Electrodes
    • G02F1/134309—Electrodes characterised by their geometrical arrangement
    • G02F1/134336—Matrix
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
    • G02F1/133509—Filters, e.g. light shielding masks
    • G02F1/133514—Colour filters
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00—Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/52—RGB geometrical arrangements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0439—Pixel structures
    • G09G2300/0452—Details of colour pixel setup, e.g. pixel composed of a red, a blue and two green components
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0223—Compensation for problems related to R-C delay and attenuation in electrodes of matrix panels, e.g. in gate electrodes or on-substrate video signal electrodes

Definitions

  • the present invention belongs to the field of display technologies, and in particular, to a liquid crystal display device and a driving method thereof.
  • a liquid crystal display (LCD) device has a liquid crystal material implanted between a color filter substrate and a thin film transistor (TFT) substrate, wherein a common electrode and a color filter are formed on the color filter substrate, and a thin film transistor substrate is formed thereon. TFT and pixel electrodes.
  • the light transmittance of the liquid crystal is controlled by applying a different voltage to the pixel electrode and the common electrode to change the distribution of the liquid crystal particles, thereby displaying an image. Controlling the light transmittance of the liquid crystal enables control of light passing through the LCD.
  • Color filters in RGBW liquid crystal display devices typically include red (R), green (G), blue (B), and white (W) color filters formed on a color filter substrate.
  • RGBW pixels any two of the RGBW pixels constitute one square pixel, and the two square pixels adjacent to each other must contain R, G, B, and W pixels.
  • the design of the pixel structure can increase the aperture ratio of the pixel and improve the brightness of the liquid crystal display device.
  • the data voltage outputted by the data line is a heavy-duty voltage signal, and since there is an RC delay (ie, RC delay), the pixels of the liquid crystal display device are It is prone to data voltage mischarge, which causes color shift of the pixel display and reduces the display effect of the liquid crystal display device.
  • an object of the present invention is to provide a liquid crystal display device including: a plurality of first pixel groups and a plurality of second pixel groups arranged in an array; wherein, the first pixel group and The second pixel group is alternately arranged in a pixel row direction and a pixel column direction, the first pixel group includes a first pixel and a second pixel, and the second pixel group includes a third pixel and a fourth pixel; a gate line for transmitting a gate voltage to a corresponding pixel; a data line disposed for each pixel column crossing the gate line to transmit a data voltage to a corresponding pixel; a switching element at the intersection of the polar line and each of the data lines, the switching element being connected to the corresponding gate line and the corresponding data line; wherein, the gate line disposed in the nth pixel row is sequentially disposed on the nth a gate line of +2 pixel rows, a gate line disposed at the
  • Another object of the present invention is to provide a driving method of a liquid crystal display device, the liquid crystal display device comprising: a plurality of first pixel groups and a plurality of second pixel groups arranged in an array; a gate line; a data line disposed for each pixel column crossing the gate line; wherein, the first pixel group and the second pixel group are alternately arranged in a pixel row direction and a pixel column direction, first The pixel group includes a first pixel and a second pixel, and the second pixel group includes a third pixel and a fourth pixel; and the driving method includes: sequentially setting a gate line disposed on the nth pixel row, and setting the n+2 a gate line of the pixel row, a gate line disposed in the n+1th pixel row, and a gate line disposed on the n+3th pixel row to provide a gate voltage; wherein n is a value of 1, 5 according to a predetermined time interval 9, 13, 17, 21, ...; supply
  • the predetermined time interval is not less than the gate line disposed in the nth pixel row, the gate line disposed in the n+2th pixel row, and the gate disposed in the n+1th pixel row
  • the gate line disposed on the n+3th pixel row sequentially completes the time for transmitting the gate voltage.
  • first pixel and the second pixel are arranged in a pixel row direction
  • third pixel and the fourth pixel are arranged in a pixel row direction
  • first pixel and the second pixel are arranged in a pixel column direction
  • third pixel and the fourth pixel are arranged in a pixel column direction.
  • first pixel, the second pixel, the third pixel, and the fourth pixel are respectively one of a red pixel, a blue pixel, a green pixel, and a white pixel, and the first The pixel, the second pixel, the third pixel, and the fourth pixel are each different.
  • the liquid crystal display device of the present invention and the driving method thereof can avoid the phenomenon that the pixel of the liquid crystal display device is mischarged due to the RC delay (ie, RC delay), thereby improving the pixel display of the liquid crystal display device.
  • the color shift improves the display effect of the liquid crystal display device.
  • LCD liquid crystal display
  • FIG. 2 is a waveform diagram of a gate voltage in accordance with an embodiment of the present invention.
  • LCD liquid crystal display
  • an LCD device includes color filters of a red pixel R, a blue pixel B, a green pixel G, and a white pixel W arranged in a matrix pattern.
  • the red pixel R and the green pixel G constitute the first pixel group PG1
  • the blue pixel B and the white pixel W constitute the second pixel group PG2.
  • the first pixel group PG1 may be composed of the red pixel R and the blue pixel B
  • the second pixel group PG2 may be composed of the green pixel G and the white pixel W; or by the red pixel R
  • the white pixel W constitutes the first pixel group PG1
  • the green pixel G and the blue pixel B constitute the second pixel group PG2.
  • the first pixel group PG1 and the second pixel group PG2 are alternately arranged in the pixel row direction and the pixel column direction.
  • the first pixel group PG1 and the second pixel group PG2 are arranged in an array arrangement.
  • the first pixel group PG1 is arranged in a square shape
  • the second pixel group PG2 is also arranged in a square shape.
  • the red pixel R is defined as a first pixel
  • the green pixel G is defined as a second image.
  • the blue pixel B is defined as a third pixel
  • the white pixel W is defined as a fourth pixel; however, the present invention is not limited thereto.
  • the first pixel and the second pixel are arranged in the pixel row direction
  • the third pixel and the fourth pixel are arranged in the pixel row direction; however, the present invention is not limited thereto, for example, the first pixel and the second pixel
  • the pixels may be arranged in the pixel column direction, and the third pixel and the fourth pixel are arranged in the pixel column direction.
  • a gate line G i (1 ⁇ i ) for transmitting a gate voltage is formed horizontally one by one for each pixel row.
  • Column data line D j (1 ⁇ j) vertically for each pixel, such that they are insulated from the gate line G i, D j data lines for transmitting data voltages to the gate line G i and intersecting to define a unit pixel.
  • a thin film transistor (TFT) serving as the switching element T is formed at the intersection of the gate line G i and the data line D j of each pixel, wherein the switching element T is connected to the corresponding gate line G i And the corresponding data line D j .
  • TFT thin film transistor
  • the data of the data line D j is supplied by the design of the DE-Mux, that is, a source fanout signal line (not shown) is passed through the four DE-Mux timing control signal lines DE-Mux1.
  • DE-Mux2, DE-Mux3, and DE-Mux4 respectively output data voltages to the four data lines Dj , thereby completing data voltage output to one pixel unit.
  • the red pixel R, the blue pixel B, the green pixel G, and the white pixel W constitute one pixel unit, four DE-Mux timing control signal lines DE-Mux1, DE-Mux2, and DE-Mux3 are used.
  • the DE-Mux4 outputs data voltages to the data lines connecting the red pixel R, the blue pixel B, the green pixel G, and the white pixel W, respectively.
  • FIG. 2 is a waveform diagram of a gate voltage in accordance with an embodiment of the present invention.
  • Table 1 shows the voltage signals supplied to the DE-Mux timing control signal lines DE-Mux1, DE-Mux2, DE-Mux3, and DE-Mux4 by the source fanout signal lines when the gate lines are turned on. That is, the data voltage received by each of the data lines D 1 , D 2 , D 3 , D 4 .
  • H represents a high level signal
  • L represents a low level signal.
  • a driving method of a liquid crystal display (LCD) device includes:
  • the n-th pixel row is provided on the gate voltage of the gate line G n, the switching element is provided in the n-th pixel row is opened T; a source sector (Source Fanout) signal line, a high level signal H, The low level signal L, the low level signal L, and the low level signal L are respectively supplied to the respective data lines D 1 and D through the DE-Mux timing control signal lines DE-Mux1, DE-Mux2, DE-Mux3, and DE-Mux4. 2 , D 3 , D 4 are thus supplied to the red pixel R, the blue pixel B, the green pixel G, and the white pixel W connecting the respective data lines D 1 , D 2 , D 3 , D 4 .
  • a source sector (Source Fanout) signal line a high level signal H
  • the low level signal L, the low level signal L, and the low level signal L are respectively supplied to the respective data lines D 1 and D through the DE-Mux timing control signal lines DE-Mux1, DE-Mux2, DE-Mux3,
  • a gate voltage is supplied to the gate line G n+2 disposed in the n+2th pixel row to turn on the switching element T disposed on the n+2th pixel row; the source fanout signal line will
  • the high level signal H, the low level signal L, the low level signal L, and the low level signal L are respectively supplied to the respective DE-Mux timing control signal lines DE-Mux1, DE-Mux2, DE-Mux3, and DE-Mux4.
  • the data lines D 1 , D 2 , D 3 , D 4 are supplied to the red pixels R, the blue pixels B, the green pixels G, and the white pixels W that connect the respective data lines D 1 , D 2 , D 3 , D 4 .
  • a gate voltage is supplied to the gate line G n+1 disposed on the n+1th pixel row to turn on the switching element T disposed on the n+1th pixel row; the source fanout signal line will
  • the low level signal L, the low level signal L, the high level signal H, and the low level signal L are respectively supplied to the respective DE-Mux timing control signal lines DE-Mux1, DE-Mux2, DE-Mux3, and DE-Mux4.
  • the data lines D 1, D 2, D 3 , D 4 to provide a connection to the data lines D 1, D 2, D 3 , D 4 of the blue pixel B, a white pixel W, a red pixel R, a green pixel G.
  • a gate voltage is supplied to the gate line Gn +3 disposed in the n+3th pixel row to turn on the switching element T disposed on the n+3th pixel row; the source fanout signal line will
  • the low level signal L, the low level signal L, the high level signal H, and the low level signal L are respectively supplied to the respective DE-Mux timing control signal lines DE-Mux1, DE-Mux2, DE-Mux3, and DE-Mux4.
  • the data lines D 1 , D 2 , D 3 , and D 4 are supplied to the blue pixel B, the white pixel W, the red pixel R, and the green pixel G that connect the respective data lines D 1 , D 2 , D 3 , and D 4 .
  • the pixel of the liquid crystal display device is mischarged due to the RC delay (ie, RC delay), thereby improving the liquid crystal display device.
  • the color shift of the pixel display improves the display effect of the liquid crystal display device.
  • n is a value of 1, 5, 9, 13, 17, 21, ... according to a predetermined time interval.
  • the predetermined time interval is provided to be less than the gate line G n of the n-th row of pixels, the setting in the n + 2 pixel row gate line G n + 2, is provided in the first pixel row n + 1
  • the gate line G n+1 and the gate line G n+3 disposed in the n+3th pixel row sequentially complete the time for transmitting the gate voltage.
  • the predetermined time interval should be equal to the n-th gate line disposed in the pixel row G n, a n + gate electrode disposed on the first pixel row 2 line G n + 2, is provided on the first n + 1
  • the gate line Gn +1 of the pixel row and the gate line Gn +3 disposed in the n+3th pixel row sequentially complete the time for transmitting the gate voltage.
  • the method of driving the liquid crystal display device will be described by taking a liquid crystal display device as a red image as an example. It should be understood that the liquid crystal display device may display a green image, a blue image, a white image, or a color image as an example. It is only necessary to appropriately adjust the voltage signals supplied to the data lines D 1 , D 2 , D 3 , and D 4 by the DE-Mux timing control signal lines DE-Mux1, DE-Mux2, DE-Mux3, and DE-Mux4.
  • the liquid crystal display device and the driving method thereof can avoid the phenomenon that the pixel of the liquid crystal display device is mischarged due to the RC delay (ie, RC delay), thereby improving the liquid crystal display device.
  • the color shift of the pixel display improves the display effect of the liquid crystal display device.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Geometry (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)

Abstract

一种液晶显示装置，及其驱动方法。液晶显示装置包括阵列排布的多个第一像素组（PG1）和多个第二像素组（PG2），第一像素组（PG1）和第二像素组（PG2）在像素行方向和像素列方向上均交替排列。第一像素组（PG1）包括第一像素和第二像素，第二像素组（PG2）包括第三像素和第四像素。为每一像素行设置的一栅极线（Gi），以将栅极电压传输到相应的像素；依序向设置于第n像素行的栅极线（Gi）、设置于第n+2像素行的栅极线（Gi）、设置于第n+1像素行的栅极线（Gi）、设置于第n+3像素行的栅极线（Gi）提供栅极电压，n按照预定时间间隔取值1、5、9、13、17、21、……。该装置能够避免由于存在RC延迟导致像素出现数据电压错充的现象，从而改善像素显示的色偏，提高液晶显示装置的显示效果。

Description

液晶显示装置及其驱动方法 技术领域
本发明属于显示技术领域，具体地讲，涉及一种液晶显示装置及其驱动方法。
背景技术
通常，液晶显示(LCD)装置具有注入在滤色器基板和薄膜晶体管(TFT)基板之间的液晶材料，其中，滤色器基板上形成有公共电极和滤色器，薄膜晶体管基板上形成有TFT和像素电极。在此类LCD装置中，通过向像素电极和公共电极施加不同的电压以改变液晶颗粒的分布，从而控制液晶的透光率，由此显示影像。控制液晶的透光率可实现对通过LCD的光的控制。
RGBW液晶显示装置中的滤色器通常包括形成在滤色器基板上的红(R)、绿(G)、蓝(B)和白(W)滤色器。在滤色器的布置中，RGBW像素中的任意两个构成一个正方形像素，并且上下相邻的两个正方形像素中必须包含R、G、B和W像素。这种像素结构的设计，可以增大像素的开口率，提升液晶显示装置的亮度。
ClairVoyante实验室已经提出了另一种滤色器布置，名为“波形瓦矩阵(Pen-Tile Matrix)”像素布置。波形瓦矩阵像素布置以最低的设计成本显示了高清晰度图像。在波形瓦矩阵像素布置中，RGBW像素中的任意两个构成一个正方形像素，并且上下相邻以及左右相邻的两个正方形像素中必须包含R、G、B和W像素。
然而，当采用波形瓦矩阵像素布置的液晶显示装置显示纯色画面时，由数据线输出的数据电压一个重载电压信号，并且由于存在RC延迟(即RC delay)，这样，液晶显示装置的像素很容易出现数据电压错充，从而引起像素显示的色偏，降低液晶显示装置的显示效果。
发明内容
为了解决上述现有技术存在的问题，本发明的目的在于提供一种液晶显示装置，其包括：阵列排布的多个第一像素组和多个第二像素组；其中，第一像素组和第二像素组在像素行方向和像素列方向上均交替排列，第一像素组包括第一像素和第二像素，第二像素组包括第三像素和第四像素；为每一像素行设置的一栅极线，以将栅极电压传输到相应的像素；为每一像素列设置的与所述栅极线交叉的一数据线，以将数据电压传输到相应的像素；设置在每一栅极线和每一数据线交叉处的开关元件，所述开关元件连接至相应的栅极线和相应的数据线；其中，依序向设置于第n像素行的栅极线、设置于第n+2像素行的栅极线、设置于第n+1像素行的栅极线、设置于第n+3像素行的栅极线提供栅极电压，n按照预定时间间隔取值1、5、9、13、17、21、……。
本发明的另一目的还在于提供一种液晶显示装置的驱动方法，所述液晶显示装置包括：阵列排布的多个第一像素组和多个第二像素组；为每一像素行设置的一栅极线；为每一像素列设置的与所述栅极线交叉的一数据线；其中，第一像素组和第二像素组在像素行方向和像素列方向上均交替排列，第一像素组包括第一像素和第二像素，第二像素组包括第三像素和第四像素；所述驱动方法包括：依序向设置于第n像素行的栅极线、设置于第n+2像素行的栅极线、设置于第n+1像素行的栅极线、设置于第n+3像素行的栅极线提供栅极电压；其中，n按照预定时间间隔取值1、5、9、13、17、21、……；向设置于各像素列的数据线提供数据电压。
进一步地，所述预定时间间隔不小于所述设置于第n像素行的栅极线、所述设置于第n+2像素行的栅极线、所述设置于第n+1像素行的栅极线、所述设置于第n+3像素行的栅极线依序完成传输栅极电压所用的时间。
进一步地，所述第一像素和所述第二像素沿像素行方向排列，所述第三像素和所述第四像素沿像素行方向排列。
进一步地，所述第一像素和所述第二像素沿像素列方向排列，所述第三像素和所述第四像素沿像素列方向排列。
进一步地，所述第一像素、所述第二像素、所述第三像素和所述第四像素分别为红色像素、蓝色像素、绿色像素和白色像素中的一种，并且所述第一像素、所述第二像素、所述第三像素、所述第四像素各不相同。
本发明的有益效果：本发明的液晶显示装置及其驱动方法，能够避免由于存在RC延迟(即RC delay)，液晶显示装置的像素出现数据电压错充的现象，从而改善液晶显示装置的像素显示的色偏，提高液晶显示装置的显示效果。
附图说明
通过结合附图进行的以下描述，本发明的实施例的上述和其它方面、特点和优点将变得更加清楚，附图中：
图1是根据本发明的实施例的液晶显示(LCD)装置的结构示意图；
图2是根据本发明的实施例的栅极电压的波形图。
具体实施方式
以下，将参照附图来详细描述本发明的实施例。然而，可以以许多不同的形式来实施本发明，并且本发明不应该被解释为限制于这里阐述的具体实施例。相反，提供这些实施例是为了解释本发明的原理及其实际应用，从而使本领域的其他技术人员能够理解本发明的各种实施例和适合于特定预期应用的各种修改。
图1是根据本发明的实施例的液晶显示(LCD)装置的结构示意图。
参照图1，根据本发明的实施例的LCD装置包括以矩阵图案(matrix pattern)排列的红像素R、蓝像素B、绿像素G和白像素W的滤色器。在本实施例中，红像素R和绿像素G组成第一像素组PG1，而蓝像素B和白像素W组成第二像素组PG2。应当说明的是，作为本发明的其他实施例，可以由红像素R和蓝像素B组成第一像素组PG1，而由绿像素G和白像素W组成第二像素组PG2；或者由红像素R和白像素W组成第一像素组PG1，而由绿像素G和蓝像素B组成第二像素组PG2。
第一像素组PG1和第二像素组PG2在像素行方向和像素列方向上均交替排列。这样，第一像素组PG1和第二像素组PG2以阵列排布的方式进行排列。这里，第一像素组PG1呈正方形布置，第二像素组PG2亦呈正方形布置。
在本实施例中，红像素R被定义为第一像素，绿像素G被定义为第二像 素，蓝像素B被定义为第三像素，白像素W被定义为第四像素；但本发明并不限制于此。虽然在本实施例中，第一像素和第二像素沿像素行方向排列，第三像素和第四像素沿像素行方向排列；但本发明并不限制于此，例如，第一像素和第二像素可以沿像素列方向排列，第三像素和第四像素沿像素列方向排列。
用于传输栅极电压的栅极线Gi(1≤i)针对每个像素行水平地逐一形成。针对每个像素列垂直地形成数据线Dj(1≤j)，使得它们与栅极线Gi绝缘，数据线Dj用于传输数据电压并与栅极线Gi相交以界定单位像素。在本实施例中，用作开关元件T的薄膜晶体管(TFT)形成在各像素的栅极线Gi和数据线Dj的交点处，其中，开关元件T连接至相应的栅极线Gi和相应的数据线Dj。
在本实施例中，采用DE-Mux的设计向数据线Dj提供数据电压，即将一条源极扇形(Source Fanout)信号线(未示出)通过四条DE-Mux时序控制信号线DE-Mux1、DE-Mux2、DE-Mux3、DE-Mux4来分别向四条数据线Dj输出数据电压，从而完成向一个像素单元的数据电压输出。
在本实施例中，由于红像素R、蓝像素B、绿像素G和白像素W组成一个像素单元，因此需用四条DE-Mux时序控制信号线DE-Mux1、DE-Mux2、DE-Mux3、DE-Mux4来分别向连接红像素R、蓝像素B、绿像素G和白像素W的数据线输出数据电压。
以下将对根据本发明的实施例的液晶显示(LCD)装置的驱动方法进行说明。图2是根据本发明的实施例的栅极电压的波形图。
以位于第n像素行至第n+3像素行以及位于第一像素列至第四像素列的像素为例进行说明。表1示出了各栅极线导通时由源极扇形(Source Fanout)信号线提供给各DE-Mux时序控制信号线DE-Mux1、DE-Mux2、DE-Mux3、DE-Mux4的电压信号，即各数据线D1、D2、D3、D4接收到的数据电压。其中，H表示高电平信号；L表示低电平信号。
[表1]
  DE-Mux1/D1 DE-Mux2/D2 DE-Mux3/D3 DE-Mux4/D5
G1 H L L L
G2 L L H L
G3 H L L L
G4 L L H L
参照图1和图2，根据本发明的实施例的液晶显示(LCD)装置的驱动方法包括：
首先，向设置于第n像素行的栅极线Gn提供栅极电压，以将设置于第n像素行的开关元件T打开；源极扇形(Source Fanout)信号线将高电平信号H、低电平信号L、低电平信号L、低电平信号L分别通过DE-Mux时序控制信号线DE-Mux1、DE-Mux2、DE-Mux3、DE-Mux4提供给各数据线D1、D2、D3、D4，从而提供给连接各数据线D1、D2、D3、D4的红像素R、蓝像素B、绿像素G和白像素W。
接着，向设置于第n+2像素行的栅极线Gn+2提供栅极电压，以将设置于第n+2像素行的开关元件T打开；源极扇形(Source Fanout)信号线将高电平信号H、低电平信号L、低电平信号L、低电平信号L分别通过DE-Mux时序控制信号线DE-Mux1、DE-Mux2、DE-Mux3、DE-Mux4提供给各数据线D1、D2、D3、D4，从而提供给连接各数据线D1、D2、D3、D4的红像素R、蓝像素B、绿像素G和白像素W。
接着，向设置于第n+1像素行的栅极线Gn+1提供栅极电压，以将设置于第n+1像素行的开关元件T打开；源极扇形(Source Fanout)信号线将低电平信号L、低电平信号L、高电平信号H、低电平信号L分别通过DE-Mux时序控制信号线DE-Mux1、DE-Mux2、DE-Mux3、DE-Mux4提供给各数据线D1、D2、D3、D4，从而提供给连接各数据线D1、D2、D3、D4的蓝像素B、白像素W、红像素R、绿像素G。
最后，向设置于第n+3像素行的栅极线Gn+3提供栅极电压，以将设置于第n+3像素行的开关元件T打开；源极扇形(Source Fanout)信号线将低电平信号L、低电平信号L、高电平信号H、低电平信号L分别通过DE-Mux时序控 制信号线DE-Mux1、DE-Mux2、DE-Mux3、DE-Mux4提供给各数据线D1、D2、D3、D4，从而提供给连接各数据线D1、D2、D3、D4的蓝像素B、白像素W、红像素R、绿像素G。
这样，通过对设置于具有相同像素排列的像素行上的像素进行连续充电，以避免由于存在RC延迟(即RC delay)，液晶显示装置的像素出现数据电压错充的现象，从而改善液晶显示装置的像素显示的色偏，提高液晶显示装置的显示效果。
其中，n按照预定时间间隔取值1、5、9、13、17、21、……。这样，液晶显示装置从第一像素行起开始以上述的驱动方法对所有的像素进行驱动。
所述预定时间间隔应不小于设置于第n像素行的栅极线Gn、所述设置于第n+2像素行的栅极线Gn+2、所述设置于第n+1像素行的栅极线Gn+1、所述设置于第n+3像素行的栅极线Gn+3依序完成传输栅极电压所用的时间。优选地，所述预定时间间隔应等于设置于第n像素行的栅极线Gn、所述设置于第n+2像素行的栅极线Gn+2、所述设置于第n+1像素行的栅极线Gn+1、所述设置于第n+3像素行的栅极线Gn+3依序完成传输栅极电压所用的时间。
以上，以液晶显示装置显示红色影像为例对液晶显示装置的驱动方法进行说明，应当理解的是，也可以以液晶显示装置显示绿色影像、蓝色影像、白色影像或彩色影像为例进行说明，只需适当调整DE-Mux时序控制信号线DE-Mux1、DE-Mux2、DE-Mux3、DE-Mux4提供给各数据线D1、D2、D3、D4的电压信号即可。
综上所述，根据本发明的实施例的液晶显示装置及其驱动方法，能够避免由于存在RC延迟(即RC delay)，液晶显示装置的像素出现数据电压错充的现象，从而改善液晶显示装置的像素显示的色偏，提高液晶显示装置的显示效果。
虽然已经参照特定实施例示出并描述了本发明，但是本领域的技术人员将理解：在不脱离由权利要求及其等同物限定的本发明的精神和范围的情况下，可在此进行形式和细节上的各种变化。

Claims (14)

  1. 一种液晶显示装置，其中，包括：
    阵列排布的多个第一像素组和多个第二像素组；其中，第一像素组和第二像素组在像素行方向和像素列方向上均交替排列，第一像素组包括第一像素和第二像素，第二像素组包括第三像素和第四像素；
    为每一像素行设置的一栅极线，以将栅极电压传输到相应的像素；
    为每一像素列设置的与所述栅极线交叉的一数据线，以将数据电压传输到相应的像素；
    设置在每一栅极线和每一数据线交叉处的开关元件，所述开关元件连接至相应的栅极线和相应的数据线；
    其中，依序向设置于第n像素行的栅极线、设置于第n+2像素行的栅极线、设置于第n+1像素行的栅极线、设置于第n+3像素行的栅极线提供栅极电压，n按照预定时间间隔取值1、5、9、13、17、21、……。
  2. 根据权利要求1所述的液晶显示装置，其中，所述预定时间间隔不小于所述设置于第n像素行的栅极线、所述设置于第n+2像素行的栅极线、所述设置于第n+1像素行的栅极线、所述设置于第n+3像素行的栅极线依序完成传输栅极电压所用的时间。
  3. 根据权利要求1所述的液晶显示装置，其中，所述第一像素和所述第二像素沿像素行方向排列，所述第三像素和所述第四像素沿像素行方向排列。
  4. 根据权利要求2所述的液晶显示装置，其中，所述第一像素和所述第二像素沿像素行方向排列，所述第三像素和所述第四像素沿像素行方向排列。
  5. 根据权利要求1所述的液晶显示装置，其中，所述第一像素和所述第二像素沿像素列方向排列，所述第三像素和所述第四像素沿像素列方向排列。
  6. 根据权利要求2所述的液晶显示装置，其中，所述第一像素和所述第 二像素沿像素列方向排列，所述第三像素和所述第四像素沿像素列方向排列。
  7. 根据权利要求1所述的液晶显示装置，其中，所述第一像素、所述第二像素、所述第三像素和所述第四像素分别为红色像素、蓝色像素、绿色像素和白色像素中的一种，并且所述第一像素、所述第二像素、所述第三像素、所述第四像素各不相同。
  8. 一种液晶显示装置的驱动方法，其中，所述液晶显示装置包括：阵列排布的多个第一像素组和多个第二像素组；为每一像素行设置的一栅极线；为每一像素列设置的与所述栅极线交叉的一数据线；
    其中，第一像素组和第二像素组在像素行方向和像素列方向上均交替排列，第一像素组包括第一像素和第二像素，第二像素组包括第三像素和第四像素；
    所述驱动方法包括：
    依序向设置于第n像素行的栅极线、设置于第n+2像素行的栅极线、设置于第n+1像素行的栅极线、设置于第n+3像素行的栅极线提供栅极电压；其中，n按照预定时间间隔取值1、5、9、13、17、21、……；
    向设置于各像素列的数据线提供数据电压。
  9. 根据权利要求8所述的液晶显示装置的驱动方法，其中，所述预定时间间隔不小于所述设置于第n像素行的栅极线、所述设置于第n+2像素行的栅极线、所述设置于第n+1像素行的栅极线、所述设置于第n+3像素行的栅极线依序完成传输栅极电压所用的时间。
  10. 根据权利要求8所述的液晶显示装置的驱动方法，其中，所述第一像素和所述第二像素沿像素行方向排列，所述第三像素和所述第四像素沿像素行方向排列。
  11. 根据权利要求9所述的液晶显示装置的驱动方法，其中，所述第一像素和所述第二像素沿像素行方向排列，所述第三像素和所述第四像素沿像素行方向排列。
  12. 根据权利要求8所述的液晶显示装置的驱动方法，其中，所述第一像素和所述第二像素沿像素列方向排列，所述第三像素和所述第四像素沿像素列方向排列。
  13. 根据权利要求9所述的液晶显示装置的驱动方法，其中，所述第一像素和所述第二像素沿像素列方向排列，所述第三像素和所述第四像素沿像素列方向排列。
  14. 根据权利要求8所述的液晶显示装置的驱动方法，其中，所述第一像素、所述第二像素、所述第三像素和所述第四像素分别为红色像素、蓝色像素、绿色像素和白色像素中的一种，并且所述第一像素、所述第二像素、所述第三像素、所述第四像素各不相同。
PCT/CN2016/079974 2016-03-17 2016-04-22 液晶显示装置及其驱动方法 Ceased WO2017156823A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/109,653 US20180108304A1 (en) 2016-03-17 2016-04-22 Liquid crystal display device and driving method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610152981.0A CN105654916B (zh) 2016-03-17 2016-03-17 液晶显示装置及其驱动方法
CN201610152981.0 2016-03-17

Publications (1)

Publication Number Publication Date
WO2017156823A1 true WO2017156823A1 (zh) 2017-09-21

Family

ID=56493985

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/079974 Ceased WO2017156823A1 (zh) 2016-03-17 2016-04-22 液晶显示装置及其驱动方法

Country Status (3)

Country Link
US (1) US20180108304A1 (zh)
CN (1) CN105654916B (zh)
WO (1) WO2017156823A1 (zh)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102578713B1 (ko) * 2016-11-29 2023-09-18 엘지디스플레이 주식회사 표시장치
CN108305580B (zh) 2018-02-12 2021-05-14 厦门天马微电子有限公司 显示面板、显示装置及显示面板的驱动方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101663605A (zh) * 2007-02-13 2010-03-03 三星电子株式会社 用于定向显示器及系统的子像素布局及子像素着色方法
CN104391408A (zh) * 2014-11-25 2015-03-04 上海天马微电子有限公司 一种液晶显示面板和液晶显示装置
CN104505041A (zh) * 2014-12-25 2015-04-08 上海天马微电子有限公司 像素结构的驱动方法
CN105390100A (zh) * 2014-08-26 2016-03-09 三星显示有限公司 显示装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4721396B2 (ja) * 2004-01-08 2011-07-13 ルネサスエレクトロニクス株式会社 液晶表示装置及びその駆動方法
JP2011018020A (ja) * 2009-06-12 2011-01-27 Renesas Electronics Corp 表示パネルの駆動方法、ゲートドライバ及び表示装置
CN103262148B (zh) * 2011-04-08 2014-12-17 夏普株式会社 扫描信号线驱动电路及具备其的显示装置
KR102265524B1 (ko) * 2014-06-27 2021-06-18 엘지디스플레이 주식회사 표시장치
KR102293344B1 (ko) * 2014-10-31 2021-08-26 삼성디스플레이 주식회사 표시 장치

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101663605A (zh) * 2007-02-13 2010-03-03 三星电子株式会社 用于定向显示器及系统的子像素布局及子像素着色方法
CN105390100A (zh) * 2014-08-26 2016-03-09 三星显示有限公司 显示装置
CN104391408A (zh) * 2014-11-25 2015-03-04 上海天马微电子有限公司 一种液晶显示面板和液晶显示装置
CN104505041A (zh) * 2014-12-25 2015-04-08 上海天马微电子有限公司 像素结构的驱动方法

Also Published As

Publication number Publication date
US20180108304A1 (en) 2018-04-19
CN105654916B (zh) 2019-03-19
CN105654916A (zh) 2016-06-08

Similar Documents

Publication Publication Date Title
US10679535B2 (en) Liquid crystal display panel
CN103472608B (zh) 显示面板的像素与子像素配置
CN104714318B (zh) 液晶显示器及驱动其的方法
JP4876005B2 (ja) 表示装置
CN206020891U (zh) 一种阵列基板及显示面板、显示装置
TWI657428B (zh) 顯示面板及顯示裝置
JP2016539365A (ja) 液晶パネルの駆動回路、駆動方法及び液晶表示装置
CN105047167B (zh) 一种源极驱动电路、显示装置及其驱动方法
WO2019029137A1 (zh) 阵列基板及液晶显示面板
CN106918965A (zh) 显示装置
WO2018035935A1 (zh) 液晶显示器及其阵列基板
CN103278985A (zh) 像素单元及像素阵列
WO2019052278A1 (zh) 显示面板的驱动方法及显示装置
US20150187292A1 (en) Thin film transistor array panel and display device
WO2020077898A1 (zh) 显示面板及其驱动方法
WO2019223663A1 (zh) 像素排布结构、其驱动方法、显示面板及显示装置
CN100516998C (zh) 液晶显示器及其驱动方法
CN105954949B (zh) 一种阵列基板及液晶面板
WO2019119557A1 (zh) 显示面板的驱动方法、驱动装置及显示装置
CN106783877B (zh) 阵列基板、显示面板及显示装置
CN110879500A (zh) 显示基板及其驱动方法、显示面板、显示装置
WO2020098095A1 (zh) 显示面板、显示面板的驱动方法和显示装置
CN110085125B (zh) 阵列基板及其驱动方法、显示面板和显示装置
US20090251403A1 (en) Liquid crystal display panel
WO2017156823A1 (zh) 液晶显示装置及其驱动方法

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 15109653

Country of ref document: US

NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16893986

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 16893986

Country of ref document: EP

Kind code of ref document: A1