WO2017117537A1 - Printed adhesion deposition to mitigate integrated circuit delamination - Google Patents

Printed adhesion deposition to mitigate integrated circuit delamination Download PDF

Info

Publication number
WO2017117537A1
WO2017117537A1 PCT/US2016/069510 US2016069510W WO2017117537A1 WO 2017117537 A1 WO2017117537 A1 WO 2017117537A1 US 2016069510 W US2016069510 W US 2016069510W WO 2017117537 A1 WO2017117537 A1 WO 2017117537A1
Authority
WO
WIPO (PCT)
Prior art keywords
integrated circuit
die
deposition material
adhesion deposition
adhesion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/US2016/069510
Other languages
French (fr)
Inventor
Yong Lin
Rongwei Zhang
Benjamin Stassen COOK
Abram Castro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Japan Ltd
Texas Instruments Inc
Original Assignee
Texas Instruments Japan Ltd
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Japan Ltd, Texas Instruments Inc filed Critical Texas Instruments Japan Ltd
Priority to CN201680064889.7A priority Critical patent/CN108352330B/en
Publication of WO2017117537A1 publication Critical patent/WO2017117537A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/411—Chip-supporting parts, e.g. die pads
    • H10W70/417—Bonding materials between chips and die pads
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W95/00—Packaging processes not covered by the other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/456—Materials
    • H10W70/457—Materials of metallic layers on leadframes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/127—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed characterised by arrangements for sealing or adhesion
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/40—Leadframes
    • H10W70/421—Shapes or dispositions
    • H10W70/424—Cross-sectional shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/69—Insulating materials thereof
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/69—Insulating materials thereof
    • H10W70/692—Ceramics or glasses
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/013—Manufacture or treatment of die-attach connectors
    • H10W72/01315—Forming coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/015—Manufacture or treatment of bond wires
    • H10W72/01515—Forming coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/0198—Manufacture or treatment batch processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07331—Connecting techniques
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/073—Connecting or disconnecting of die-attach connectors
    • H10W72/07331—Connecting techniques
    • H10W72/07337—Connecting techniques using a polymer adhesive, e.g. an adhesive based on silicone or epoxy
    • H10W72/07338—Connecting techniques using a polymer adhesive, e.g. an adhesive based on silicone or epoxy hardening the adhesive by curing, e.g. thermosetting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07511—Treating the bonding area before connecting, e.g. by applying flux or cleaning
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/351—Materials of die-attach connectors
    • H10W72/352—Materials of die-attach connectors comprising metals or metalloids, e.g. solders
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/351—Materials of die-attach connectors
    • H10W72/353—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics
    • H10W72/354—Materials of die-attach connectors not comprising solid metals or solid metalloids, e.g. ceramics comprising polymers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/30—Die-attach connectors
    • H10W72/351—Materials of die-attach connectors
    • H10W72/355—Materials of die-attach connectors of outermost layers of multilayered die-attach connectors, e.g. material of a coating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/541—Dispositions of bond wires
    • H10W72/5449—Dispositions of bond wires not being orthogonal to a side surface of the chip, e.g. fan-out arrangements
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/551—Materials of bond wires
    • H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/551—Materials of bond wires
    • H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
    • H10W72/5525—Materials of bond wires comprising metals or metalloids, e.g. silver comprising copper [Cu]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/551—Materials of bond wires
    • H10W72/555—Materials of bond wires of outermost layers of multilayered bond wires, e.g. material of a coating
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/581—Auxiliary members, e.g. flow barriers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H10W72/59—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/851—Dispositions of multiple connectors or interconnections
    • H10W72/874—On different surfaces
    • H10W72/884—Die-attach connectors and bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/951—Materials of bond pads
    • H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/736—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked lead frame, conducting package substrate or heat sink
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink

Definitions

  • This relates generally to integrated circuits, and more particularly to a printed adhesion deposition method to mitigate integrated circuit delamination.
  • a leaded semiconductor package can consist of various types of materials, which lead to coefficient of thermal expansion (CTE) mismatches and stress between interfaces when an integrated circuit package is exposed to a humid environment and a reflow process (e.g., peak temperature up to 260C). If the adhesion is poor between the interfaces, package delamination can occur which translates into part failure.
  • the metallic lead frame and die attached material surfaces are critical for adhesion to molding compound.
  • the lead frame surface is smooth and has a surface ratio of about 1.0 to 1.1 when fabricated.
  • Current methods of adhesion improvement include roughening the lead frame surface and coating the surface with an adhesion promoter layer.
  • the surface can be pre-plated by an electrolytic plating method and is a suitable solution to increase the adhesion between the lead frame and the molding compound but cannot help to increase the adhesion between the die attached surfaces to the molding compound.
  • an adhesion promoter can only be performed in areas where conduction is not needed, as adhesion promoters are usually insulators, and they must be matched to both the lead frame, and die attach/mold compound materials making them selective at best.
  • Another problem includes the stitch bond area or second bond where the wire connected to the lead finger of the integrated circuit is a critical area for a semiconductor device and prone for delamination.
  • the current method of roughening the lead frame helps to improve the delamination at the stitch area but significantly degrades the wire bond capillary life, which increases the cost.
  • the use of roughen lead frame is also an additional cost to the package.
  • a method includes applying a die attach material to a die pad of an integrated circuit.
  • the die attach material is employed as a bonding material to the die pad.
  • the method includes mounting an integrated circuit die to the die pad of the integrated circuit via the die attach material.
  • the method includes printing an adhesion deposition material on the die attach material appearing at the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad.
  • a method in another aspect, includes printing an adhesion deposition material along a perimeter of a wire mounting area on a lead finger of an integrated circuit.
  • the adhesion deposition material is employed to mitigate contaminants from entering the wire mounting area of the lead finger.
  • the method includes bonding an end of a conductor to a connection point on an integrated circuit die.
  • the method includes bonding another end of the conductor to the wire mounting area on the lead finger of the integrated circuit within the perimeter defined by the adhesion deposition material.
  • an integrated circuit includes a die pad of the integrated circuit.
  • An integrated circuit die is mounted to the die pad of the integrated circuit.
  • the integrated circuit die has a circuit connection point.
  • a first adhesion deposition material is printed along the perimeter of the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad.
  • a lead finger on the integrated circuit provides external circuit connections to the integrated circuit die.
  • a second adhesion deposition material is printed along a perimeter of a wire mounting area on the lead finger of the integrated circuit. The second adhesion deposition material employed to mitigate contaminants from entering the wire mounting area of the lead finger.
  • the integrated circuit includes a conductor having a first end bonded to the circuit connection point of the integrated circuit die and a second end bonded to the wire mounting area on the lead finger of the integrated circuit.
  • the second end of the conductor bonded within the perimeter defined by the second adhesion deposition material.
  • FIGS. 1A and IB illustrate an example of integrated circuits that employ a printed adhesion deposition material to mitigate integrated circuit delamination.
  • FIGS. 2 A through 2D illustrate an example of a printed adhesion deposition manufacturing process applied to a die attach region of an integrated circuit to mitigate integrated circuit delamination.
  • FIGS. 3A through 3E illustrate an example of a printed adhesion deposition manufacturing process applied to a lead finger region of an integrated circuit to mitigate integrated circuit delamination.
  • FIG. 4 illustrates an example of a printed adhesion deposition method for a die attach region of an integrated circuit to mitigate integrated circuit delamination.
  • FIG. 5 illustrates an example of a printed adhesion perimeter method for a lead finger region of an integrated circuit to mitigate integrated circuit delamination.
  • Various areas of an integrated circuit can have a printed deposition material applied via an economical printing process such a via an ink jet printer.
  • the printed deposition material can include metal (or metal alloy) nano or micro-particles, where the deposition material mitigates delamination from occurring within the integrated circuit such as at or near the interface between an integrated circuit die and the die pad where the integrated circuit die is mounted.
  • Multi-stage manufacturing methods can be provided that includes applying a die attach material to a die pad of the integrated circuit.
  • the die attach material e.g., epoxy
  • the die attach material is employed as a bonding material to the die pad. This includes mounting the integrated circuit die to the die pad of the integrated circuit via the die attach material.
  • the method then includes printing the adhesion deposition material on the die attach material appearing at the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad.
  • the printed deposition material can be applied to the lead finger area of the integrated circuit.
  • an isolation barrier can be constructed that mitigates contaminants from entering the lead finger area of the integrated circuit.
  • integrated circuit quality can be improved because delamination is mitigated at the die pad interface and contaminants are reduced from entering the lead finger areas.
  • FIGS. 1 A and IB illustrate an example of integrated circuits 100 and 110 that employ a printed adhesion deposition material to mitigate integrated circuit delamination.
  • the term "circuit” can include a collection of active and/or passive elements that perform a circuit function, such as an analog circuit or control circuit.
  • the term “circuit” can also include an integrated circuit where all the circuit elements are fabricated on a common substrate.
  • An integrated circuit die 120 is mounted to a die pad (See e.g., of FIG. 2A for die pad) of the integrated circuit 100.
  • the integrated circuit die 120 can be an analog circuit, digital circuit, or a combination of analog and digital.
  • the integrated circuit die 120 has at least one circuit connection point shown at 124 that can connect via wire 126 to lead finger are 128.
  • An adhesion deposition material (also referred to as first material) 130 is printed along the perimeter of the interface of the integrated circuit die 120 and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad.
  • the adhesion deposition material 130 can cover a bonding material 134 that adheres the integrated circuit die 120 to the die pad.
  • the lead finger 128 on the integrated circuit 100 provides external circuit connections to the integrated circuit die 120.
  • a second adhesion deposition material such as shown at 140 can be printed along a perimeter of a wire mounting area on a lead finger 144 of the integrated circuit 110.
  • each lead finger of the circuit 100 can have an area of printed deposition material to mitigate contamination at each area.
  • integrated circuits can be manufactured where both the lead finger areas and the integrated circuit die mounting are is coated with the printed deposition material as shown at 130 and 134.
  • the second adhesion deposition material 140 is employed to mitigate contaminants from entering the wire mounting area of the lead finger 144 (or other lead fingers).
  • the integrated circuit 110 includes a conductor such as shown at 150 having a first end bonded to the circuit connection point of the integrated circuit die and a second end bonded to the wire mounting area on the lead finger of the integrated circuit.
  • the second end of the conductor can be bonded within the perimeter defined by the second adhesion deposition material 140.
  • rectangular patterns are shown for the printed deposition areas at 130 and 140, substantially any type of pattern can be employed including circular patterns, square patterns, trapezoidal patterns, and so forth depending on the shapes of the lead fingers and or die pad areas, respectively.
  • FIGS. 2A-2D and 3 A-3E will now be illustrated and described hereinbelow that show respective manufacturing processes to apply the printed deposition material to the respective areas for the integrated circuits 100 and/or 110.
  • FIGS. 2A through 2D illustrate an example of a printed adhesion deposition manufacturing process applied to a die attach region of an integrated circuit to mitigate integrated circuit delamination.
  • FIG. 2A shows applying a die attach material 204 such as an epoxy to a die pad 208 of an integrated circuit.
  • the die attach material is employed as a bonding material to the die pad 208.
  • FIG. 2B of the manufacturing process includes mounting an integrated circuit die 210 to the die pad 208 of the integrated circuit via the die attach material 204.
  • FIG. 2C of the manufacturing process includes printing an adhesion deposition material such as shown at 220 and 224 via printer 230 on the die attach material appearing at the interface of the integrated circuit die 210 and the die pad 208 of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad.
  • heating can be applied after the printing.
  • FIG. 2D shows a combined process where wires 240 and 244 are first attached between the die 210 and lead fingers 250 and 254. After the wires are bonded, integrated circuit package molding 260 can be applied.
  • FIGS. 3A through 3E illustrate an example of a printed adhesion deposition manufacturing process applied to a lead finger region of an integrated circuit to mitigate integrated circuit delamination.
  • FIG. 3A shows applying a die attach material 304 such as an epoxy to a die pad 308 of an integrated circuit.
  • the die attach material is employed as a bonding material to the die pad 308.
  • FIG. 3B of the manufacturing process includes mounting an integrated circuit die 310 to the die pad 308 of the integrated circuit via the die attach material 304.
  • An adhesion deposition material 320 is printed via printer 322 along a perimeter of a wire mounting area 324 on a lead finger 330 of an integrated circuit.
  • FIG. 3D shows bonding an end of a conductor 340 to a connection point on an integrated circuit die 310 and bonding another end of the conductor 340 to the wire mounting area 324 on the lead finger 330 of the integrated circuit within the perimeter defined by the adhesion deposition material.
  • FIG. 3E shows the additional process of applying a molding material 350 to encapsulate the integrated circuit.
  • FIG. 4 illustrates an example of a printed adhesion deposition method 400 for a die attach region of an integrated circuit to mitigate integrated circuit delamination.
  • the method 400 includes applying a die attach material to a die pad of an integrated circuit (See e.g., FIG. 2A).
  • the die attach material is employed as a bonding material to the die pad.
  • the method 400 includes mounting an integrated circuit die to the die pad of the integrated circuit via the die attach material (See e.g., FIG. 2B).
  • the method 400 includes printing an adhesion deposition material on the die attach material appearing at the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad (See e.g., FIG. 2C).
  • the method 400 can also include printing the adhesion deposition material via an inkjet printer, a screen printer, or a flexographic printer.
  • the adhesion deposition material can include a metallic particle material that includes nano-particle ink or micro-particle ink.
  • the metallic particle material facilitates an increase of chemical and/or mechanical adhesion at the interface via roughness and/or molecular/atomic forces.
  • the metallic particle material can include a metal and/or a metal alloy.
  • the method 400 can also include heating the adhesion deposition material during or after the printing of the adhesion deposition material. The heating can be applied via laser, flash lamp, infrared, or plasma microwave, for example.
  • the heating can be in an example range of about 80 degrees Celsius to about 200 degrees Celsius.
  • the method 400 can also include bonding at least one wire between the integrated circuit and a lead finger that provides external connections to the integrated circuit. This includes applying a molding material to the integrated circuit to encapsulate the integrated circuit.
  • FIG. 5 illustrates an example of a printed adhesion perimeter method 500 for a lead finger region of an integrated circuit to mitigate integrated circuit delamination.
  • the method 500 includes printing an adhesion deposition material along a perimeter of a wire mounting area on a lead finger of an integrated circuit (See e.g., FIG. 3C). The adhesion deposition material is employed to mitigate contaminants from entering the wire mounting area of the lead finger.
  • the method 500 includes bonding an end of a conductor to a connection point on an integrated circuit die (See e.g., FIG. 3D).
  • the method 500 includes bonding another end of the conductor to the wire mounting area on the lead finger of the integrated circuit within the perimeter defined by the adhesion deposition material (See e.g., FIG. 3D).
  • the method 500 can also include printing the adhesion deposition material via an inkjet printer, a screen printer, or a flexographic printer.
  • the adhesion deposition material includes a metallic particle material that includes nano-particle ink or micro-particle ink.
  • the metallic particle material includes a metal or a metal alloy.
  • the method 500 can also include heating the adhesion deposition material during or after the printing of the adhesion deposition material. Similar to the method 400, the method 500 can include heating in the range of about 80 degrees Celsius to about 200 degrees Celsius.
  • the method 500 can also include applying a molding material to the integrated circuit to encapsulate the integrated circuit.
  • the term "based on” means based at least in part on.

Landscapes

  • Die Bonding (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Wire Bonding (AREA)

Abstract

In described examples, a method (400) includes applying a die attach material to a die pad of an integrated circuit (410). The die attach material is employed as a bonding material to the die pad. The method (400) includes mounting an integrated circuit die to the die pad of the integrated circuit via the die attach material (420). The method (400) includes printing an adhesion deposition material on the die attach material appearing at the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad (430).

Description

PRINTED ADHESION DEPOSITION TO MITIGATE
INTEGRATED CIRCUIT DELAMINATION
[0001] This relates generally to integrated circuits, and more particularly to a printed adhesion deposition method to mitigate integrated circuit delamination.
BACKGROUND
[0002] A leaded semiconductor package can consist of various types of materials, which lead to coefficient of thermal expansion (CTE) mismatches and stress between interfaces when an integrated circuit package is exposed to a humid environment and a reflow process (e.g., peak temperature up to 260C). If the adhesion is poor between the interfaces, package delamination can occur which translates into part failure. For example, the metallic lead frame and die attached material surfaces are critical for adhesion to molding compound. The lead frame surface is smooth and has a surface ratio of about 1.0 to 1.1 when fabricated. Current methods of adhesion improvement include roughening the lead frame surface and coating the surface with an adhesion promoter layer. In the case of roughening the lead frame surface, the surface can be pre-plated by an electrolytic plating method and is a suitable solution to increase the adhesion between the lead frame and the molding compound but cannot help to increase the adhesion between the die attached surfaces to the molding compound. Also, an adhesion promoter can only be performed in areas where conduction is not needed, as adhesion promoters are usually insulators, and they must be matched to both the lead frame, and die attach/mold compound materials making them selective at best. Despite these issues, current methods have been demonstrated in the industry and can address such issues partially but the cost added is high for roughening the lead frame and coating with the adhesion promoter selectively.
[0003] Another problem includes the stitch bond area or second bond where the wire connected to the lead finger of the integrated circuit is a critical area for a semiconductor device and prone for delamination. The current method of roughening the lead frame helps to improve the delamination at the stitch area but significantly degrades the wire bond capillary life, which increases the cost. The use of roughen lead frame is also an additional cost to the package. SUMMARY
[0004] In described examples of a printed adhesion deposition method to mitigate integrated circuit delamination, a method includes applying a die attach material to a die pad of an integrated circuit. The die attach material is employed as a bonding material to the die pad. The method includes mounting an integrated circuit die to the die pad of the integrated circuit via the die attach material. The method includes printing an adhesion deposition material on the die attach material appearing at the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad.
[0005] In another aspect, a method includes printing an adhesion deposition material along a perimeter of a wire mounting area on a lead finger of an integrated circuit. The adhesion deposition material is employed to mitigate contaminants from entering the wire mounting area of the lead finger. The method includes bonding an end of a conductor to a connection point on an integrated circuit die. The method includes bonding another end of the conductor to the wire mounting area on the lead finger of the integrated circuit within the perimeter defined by the adhesion deposition material.
[0006] In yet another aspect, an integrated circuit includes a die pad of the integrated circuit. An integrated circuit die is mounted to the die pad of the integrated circuit. The integrated circuit die has a circuit connection point. A first adhesion deposition material is printed along the perimeter of the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad. A lead finger on the integrated circuit provides external circuit connections to the integrated circuit die. A second adhesion deposition material is printed along a perimeter of a wire mounting area on the lead finger of the integrated circuit. The second adhesion deposition material employed to mitigate contaminants from entering the wire mounting area of the lead finger. The integrated circuit includes a conductor having a first end bonded to the circuit connection point of the integrated circuit die and a second end bonded to the wire mounting area on the lead finger of the integrated circuit. The second end of the conductor bonded within the perimeter defined by the second adhesion deposition material.
BRIEF DESCRIPTION OF THE DRAWINGS
[0007] FIGS. 1A and IB illustrate an example of integrated circuits that employ a printed adhesion deposition material to mitigate integrated circuit delamination. [0008] FIGS. 2 A through 2D illustrate an example of a printed adhesion deposition manufacturing process applied to a die attach region of an integrated circuit to mitigate integrated circuit delamination.
[0009] FIGS. 3A through 3E illustrate an example of a printed adhesion deposition manufacturing process applied to a lead finger region of an integrated circuit to mitigate integrated circuit delamination.
[0010] FIG. 4 illustrates an example of a printed adhesion deposition method for a die attach region of an integrated circuit to mitigate integrated circuit delamination.
[0011] FIG. 5 illustrates an example of a printed adhesion perimeter method for a lead finger region of an integrated circuit to mitigate integrated circuit delamination.
DETAILED DESCRIPTION OF EXAMPLE EMBODFMENTS
[0012] Various areas of an integrated circuit can have a printed deposition material applied via an economical printing process such a via an ink jet printer. The printed deposition material can include metal (or metal alloy) nano or micro-particles, where the deposition material mitigates delamination from occurring within the integrated circuit such as at or near the interface between an integrated circuit die and the die pad where the integrated circuit die is mounted. Multi-stage manufacturing methods can be provided that includes applying a die attach material to a die pad of the integrated circuit. The die attach material (e.g., epoxy) is employed as a bonding material to the die pad. This includes mounting the integrated circuit die to the die pad of the integrated circuit via the die attach material. The method then includes printing the adhesion deposition material on the die attach material appearing at the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad.
[0013] In another aspect, the printed deposition material can be applied to the lead finger area of the integrated circuit. By applying the printed deposition material to the lead finger area, an isolation barrier can be constructed that mitigates contaminants from entering the lead finger area of the integrated circuit. By using the printed deposition material on both the die pad interface and the lead finger areas of the integrated circuit, integrated circuit quality can be improved because delamination is mitigated at the die pad interface and contaminants are reduced from entering the lead finger areas.
[0014] FIGS. 1 A and IB illustrate an example of integrated circuits 100 and 110 that employ a printed adhesion deposition material to mitigate integrated circuit delamination. As used herein, the term "circuit" can include a collection of active and/or passive elements that perform a circuit function, such as an analog circuit or control circuit. For example, the term "circuit" can also include an integrated circuit where all the circuit elements are fabricated on a common substrate. An integrated circuit die 120 is mounted to a die pad (See e.g., of FIG. 2A for die pad) of the integrated circuit 100. The integrated circuit die 120 can be an analog circuit, digital circuit, or a combination of analog and digital. The integrated circuit die 120 has at least one circuit connection point shown at 124 that can connect via wire 126 to lead finger are 128. An adhesion deposition material (also referred to as first material) 130 is printed along the perimeter of the interface of the integrated circuit die 120 and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad. The adhesion deposition material 130 can cover a bonding material 134 that adheres the integrated circuit die 120 to the die pad. The lead finger 128 on the integrated circuit 100 provides external circuit connections to the integrated circuit die 120.
[0015] Referring to FIG. IB and the circuit 110, a second adhesion deposition material such as shown at 140 can be printed along a perimeter of a wire mounting area on a lead finger 144 of the integrated circuit 110. As shown, each lead finger of the circuit 100 can have an area of printed deposition material to mitigate contamination at each area. Also, although not shown, integrated circuits can be manufactured where both the lead finger areas and the integrated circuit die mounting are is coated with the printed deposition material as shown at 130 and 134. The second adhesion deposition material 140 is employed to mitigate contaminants from entering the wire mounting area of the lead finger 144 (or other lead fingers). The integrated circuit 110 includes a conductor such as shown at 150 having a first end bonded to the circuit connection point of the integrated circuit die and a second end bonded to the wire mounting area on the lead finger of the integrated circuit. The second end of the conductor can be bonded within the perimeter defined by the second adhesion deposition material 140. Although rectangular patterns are shown for the printed deposition areas at 130 and 140, substantially any type of pattern can be employed including circular patterns, square patterns, trapezoidal patterns, and so forth depending on the shapes of the lead fingers and or die pad areas, respectively. FIGS. 2A-2D and 3 A-3E will now be illustrated and described hereinbelow that show respective manufacturing processes to apply the printed deposition material to the respective areas for the integrated circuits 100 and/or 110.
[0016] FIGS. 2A through 2D illustrate an example of a printed adhesion deposition manufacturing process applied to a die attach region of an integrated circuit to mitigate integrated circuit delamination. FIG. 2A shows applying a die attach material 204 such as an epoxy to a die pad 208 of an integrated circuit. The die attach material is employed as a bonding material to the die pad 208. FIG. 2B of the manufacturing process includes mounting an integrated circuit die 210 to the die pad 208 of the integrated circuit via the die attach material 204. FIG. 2C of the manufacturing process includes printing an adhesion deposition material such as shown at 220 and 224 via printer 230 on the die attach material appearing at the interface of the integrated circuit die 210 and the die pad 208 of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad. As described hereinbelow with reference to the methods of FIGS. 4 and 5, heating can be applied after the printing. FIG. 2D shows a combined process where wires 240 and 244 are first attached between the die 210 and lead fingers 250 and 254. After the wires are bonded, integrated circuit package molding 260 can be applied.
[0017] FIGS. 3A through 3E illustrate an example of a printed adhesion deposition manufacturing process applied to a lead finger region of an integrated circuit to mitigate integrated circuit delamination. FIG. 3A shows applying a die attach material 304 such as an epoxy to a die pad 308 of an integrated circuit. The die attach material is employed as a bonding material to the die pad 308. FIG. 3B of the manufacturing process includes mounting an integrated circuit die 310 to the die pad 308 of the integrated circuit via the die attach material 304. An adhesion deposition material 320 is printed via printer 322 along a perimeter of a wire mounting area 324 on a lead finger 330 of an integrated circuit. The adhesion deposition material is employed to mitigate contaminants and the prorogation of delamination from entering the wire mounting area of the lead finger. FIG. 3D shows bonding an end of a conductor 340 to a connection point on an integrated circuit die 310 and bonding another end of the conductor 340 to the wire mounting area 324 on the lead finger 330 of the integrated circuit within the perimeter defined by the adhesion deposition material. FIG. 3E shows the additional process of applying a molding material 350 to encapsulate the integrated circuit.
[0018] In view of the foregoing structural and functional features described hereinabove, an example method is described with reference to FIGS. 4 and 5. For clarity, the methods are shown and described as executing serially, but parts of the methods could occur in different orders and/or concurrently from that shown and described herein. For example, such methods can be executed to manufacture and integrated circuit.
[0019] FIG. 4 illustrates an example of a printed adhesion deposition method 400 for a die attach region of an integrated circuit to mitigate integrated circuit delamination. At 410, the method 400 includes applying a die attach material to a die pad of an integrated circuit (See e.g., FIG. 2A). The die attach material is employed as a bonding material to the die pad. At 420, the method 400 includes mounting an integrated circuit die to the die pad of the integrated circuit via the die attach material (See e.g., FIG. 2B).
[0020] At 430, the method 400 includes printing an adhesion deposition material on the die attach material appearing at the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad (See e.g., FIG. 2C).
[0021] For example, although not shown, the method 400 can also include printing the adhesion deposition material via an inkjet printer, a screen printer, or a flexographic printer. Also, for example, the adhesion deposition material can include a metallic particle material that includes nano-particle ink or micro-particle ink. The metallic particle material facilitates an increase of chemical and/or mechanical adhesion at the interface via roughness and/or molecular/atomic forces. The metallic particle material can include a metal and/or a metal alloy. The method 400 can also include heating the adhesion deposition material during or after the printing of the adhesion deposition material. The heating can be applied via laser, flash lamp, infrared, or plasma microwave, for example. The heating can be in an example range of about 80 degrees Celsius to about 200 degrees Celsius. The method 400 can also include bonding at least one wire between the integrated circuit and a lead finger that provides external connections to the integrated circuit. This includes applying a molding material to the integrated circuit to encapsulate the integrated circuit.
[0022] FIG. 5 illustrates an example of a printed adhesion perimeter method 500 for a lead finger region of an integrated circuit to mitigate integrated circuit delamination. At 510, the method 500 includes printing an adhesion deposition material along a perimeter of a wire mounting area on a lead finger of an integrated circuit (See e.g., FIG. 3C). The adhesion deposition material is employed to mitigate contaminants from entering the wire mounting area of the lead finger. At 520, the method 500 includes bonding an end of a conductor to a connection point on an integrated circuit die (See e.g., FIG. 3D). At 530, the method 500 includes bonding another end of the conductor to the wire mounting area on the lead finger of the integrated circuit within the perimeter defined by the adhesion deposition material (See e.g., FIG. 3D).
[0023] For example, although not shown, the method 500 can also include printing the adhesion deposition material via an inkjet printer, a screen printer, or a flexographic printer. Also, for example, the adhesion deposition material includes a metallic particle material that includes nano-particle ink or micro-particle ink. The metallic particle material includes a metal or a metal alloy. The method 500 can also include heating the adhesion deposition material during or after the printing of the adhesion deposition material. Similar to the method 400, the method 500 can include heating in the range of about 80 degrees Celsius to about 200 degrees Celsius. The method 500 can also include applying a molding material to the integrated circuit to encapsulate the integrated circuit.
[0024] In this description, the term "based on" means based at least in part on.
[0025] Modifications are possible in the described embodiments, and other embodiments are possible, within the scope of the claims.

Claims

CLAIMS What is claimed is:
1. A method, comprising:
applying a die attach material to a die pad of an integrated circuit, the die attach material employed as a bonding material to the die pad;
mounting an integrated circuit die to the die pad of the integrated circuit via the die attach material; and
printing an adhesion deposition material on the die attach material appearing at the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad.
2. The method of claim 1, further comprising printing the adhesion deposition material via an inkjet printer, a screen printer, or a flexographic printer.
3. The method of claim 1, wherein the adhesion deposition material includes a metallic particle material that includes nano-particle ink or micro-particle ink.
4. The method of claim 3, wherein the metallic particle material includes a metal or a metal alloy.
5. The method of claim 1, further comprising heating the adhesion deposition material during or after the printing of the adhesion deposition material, where the heating can be applied via laser, flash lamp, infrared, or plasma microwave.
6. The method of claim 5, wherein the heating is in the range of about 80 degrees Celsius to about 200 degrees Celsius.
7. The method of claim of claim 6, further comprising bonding at least one wire between the integrated circuit and a lead finger that provides external connections to the integrated circuit.
8. The method of claim 7, further comprising applying a molding material to the integrated circuit to encapsulate the integrated circuit.
9. A method, comprising:
printing an adhesion deposition material along a perimeter of a wire mounting area on a lead finger of an integrated circuit, the adhesion deposition material employed to mitigate contaminants from entering the wire mounting area of the lead finger;
bonding an end of a conductor to a connection point on an integrated circuit die; and bonding another end of the conductor to the wire mounting area on the lead finger of the integrated circuit within the perimeter defined by the adhesion deposition material.
10. The method of claim 9, further comprising printing the adhesion deposition material via an inkjet printer, a screen printer, or a flexographic printer.
11. The method of claim 9, wherein the adhesion deposition material includes a metallic particle material that includes nano-particle ink or micro-particle ink.
12. The method of claim 11, wherein the metallic particle material includes a metal or a metal alloy.
13. The method of claim 9, further comprising heating the adhesion deposition material during or after the printing of the adhesion deposition material.
14. The method of claim 13, wherein the heating is in the range of about 80 degrees Celsius to about 200 degrees Celsius.
15. The method of claim 14, further comprising applying a molding material to the integrated circuit to encapsulate the integrated circuit.
16. An integrated circuit, comprising:
a die pad of the integrated circuit;
an integrated circuit die mounted to the die pad of the integrated circuit, the integrated circuit die having a circuit connection point;
a first adhesion deposition material printed along the perimeter of the interface of the integrated circuit die and the die pad of the integrated circuit to mitigate delamination between the integrated circuit die and the die pad;
a lead finger on the integrated circuit to provide external circuit connections to the integrated circuit die;
a second adhesion deposition material printed along a perimeter of a wire mounting area on the lead finger of the integrated circuit, the second adhesion deposition material employed to mitigate contaminants from entering the wire mounting area of the lead finger; and
a conductor having a first end bonded to the circuit connection point of the integrated circuit die and a second end bonded to the wire mounting area on the lead finger of the integrated circuit, the second end of the conductor bonded within the perimeter defined by the second adhesion deposition material.
17. The circuit of claim 16, wherein the first and second adhesion deposition materials are printed via an inkjet printer, a screen printer, or a flexographic printer.
18. The circuit of claim 16, wherein the adhesion deposition material includes a metallic particle material that includes nano-particle ink or micro-particle ink and the metallic particle material includes a metal or a metal alloy.
19. The circuit of claim 16, wherein the adhesion deposition material is heated during or after the printing of the adhesion deposition material.
20. The circuit of claim 19, wherein the adhesion deposition material is heated in the range of about 80 degrees Celsius to about 200 degrees Celsius.
PCT/US2016/069510 2015-12-30 2016-12-30 Printed adhesion deposition to mitigate integrated circuit delamination Ceased WO2017117537A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201680064889.7A CN108352330B (en) 2015-12-30 2016-12-30 Print adhesion deposition for mitigating integrated circuit delamination

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/985,034 2015-12-30
US14/985,034 US10727085B2 (en) 2015-12-30 2015-12-30 Printed adhesion deposition to mitigate integrated circuit package delamination

Publications (1)

Publication Number Publication Date
WO2017117537A1 true WO2017117537A1 (en) 2017-07-06

Family

ID=59225425

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2016/069510 Ceased WO2017117537A1 (en) 2015-12-30 2016-12-30 Printed adhesion deposition to mitigate integrated circuit delamination

Country Status (3)

Country Link
US (2) US10727085B2 (en)
CN (1) CN108352330B (en)
WO (1) WO2017117537A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11594474B2 (en) * 2021-04-30 2023-02-28 Texas Instruments Incorporated Bondwire protrusions on conductive members
EP4350759A1 (en) * 2022-10-06 2024-04-10 Nexperia B.V. A semiconductor device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060121647A1 (en) * 2004-12-02 2006-06-08 Siliconware Precision Industries Co., Ltd. Carrier-free semiconductor package and fabrication method thereof
US20130122654A1 (en) * 2011-07-01 2013-05-16 Texas Instruments Incorporated Package Substrate Having Die Pad with Outer Raised Portion and Interior Recessed Portion
US20130154110A1 (en) * 2011-12-16 2013-06-20 Arun Virupaksha Gowda Direct write interconnections and method of manufacturing thereof
US20140097526A1 (en) * 2012-10-04 2014-04-10 Texas Instruments Incorporated Packaged ic having printed dielectric adhesive on die pad
US20140175599A1 (en) * 2012-12-21 2014-06-26 Texas Instruments Incorporated Integrated circuit package with printed circuit layer
US20140284779A1 (en) * 2013-03-20 2014-09-25 Texas Instruments Incorporated Semiconductor device having reinforced wire bonds to metal terminals

Family Cites Families (50)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61102758A (en) * 1984-10-26 1986-05-21 Nec Corp Resin sealing type semiconductor device
US5122860A (en) * 1987-08-26 1992-06-16 Matsushita Electric Industrial Co., Ltd. Integrated circuit device and manufacturing method thereof
JPH0697322A (en) * 1992-09-14 1994-04-08 Toshiba Corp Resin-sealed semiconductor device
JP3467611B2 (en) * 1995-09-29 2003-11-17 日本テキサス・インスツルメンツ株式会社 Method for manufacturing semiconductor device
US5817544A (en) * 1996-01-16 1998-10-06 Olin Corporation Enhanced wire-bondable leadframe
KR100244580B1 (en) * 1997-06-24 2000-02-15 윤종용 Method for manufacturing circuit board having matal bump and semiconductor chip package
US6452255B1 (en) * 2000-03-20 2002-09-17 National Semiconductor, Corp. Low inductance leadless package
KR100347706B1 (en) * 2000-08-09 2002-08-09 주식회사 코스타트반도체 New molded package having a implantable circuits and manufacturing method thereof
US6909178B2 (en) * 2000-09-06 2005-06-21 Sanyo Electric Co., Ltd. Semiconductor device and method of manufacturing the same
SG97938A1 (en) * 2000-09-21 2003-08-20 Micron Technology Inc Method to prevent die attach adhesive contamination in stacked chips
US6784544B1 (en) * 2002-06-25 2004-08-31 Micron Technology, Inc. Semiconductor component having conductors with wire bondable metalization layers
US6791168B1 (en) * 2002-07-10 2004-09-14 Micron Technology, Inc. Semiconductor package with circuit side polymer layer and wafer level fabrication method
US7049683B1 (en) * 2003-07-19 2006-05-23 Ns Electronics Bangkok (1993) Ltd. Semiconductor package including organo-metallic coating formed on surface of leadframe roughened using chemical etchant to prevent separation between leadframe and molding compound
US7427813B1 (en) * 2003-11-20 2008-09-23 Altera Corporation Structure, material, and design for assembling a low-K Si die to achieve an industrial grade reliability wire bonding package
US7005325B2 (en) * 2004-02-05 2006-02-28 St Assembly Test Services Ltd. Semiconductor package with passive device integration
US7227245B1 (en) * 2004-02-26 2007-06-05 National Semiconductor Corporation Die attach pad for use in semiconductor manufacturing and method of making same
TWI277192B (en) * 2004-07-08 2007-03-21 Siliconware Precision Industries Co Ltd Lead frame with improved molding reliability and package with the lead frame
CN100424864C (en) * 2004-07-16 2008-10-08 矽品精密工业股份有限公司 Lead frame for improving packaging reliability and packaging structure thereof
DE102004048201B4 (en) * 2004-09-30 2009-05-20 Infineon Technologies Ag Semiconductor component with a bonding agent layer, and method for its production
US7923844B2 (en) * 2005-11-22 2011-04-12 Shocking Technologies, Inc. Semiconductor devices including voltage switchable materials for over-voltage protection
DE112006003861B4 (en) * 2006-05-10 2015-09-17 Infineon Technologies Ag Semiconductor module and method for producing a semiconductor module
KR100829593B1 (en) * 2007-04-30 2008-05-14 삼성전자주식회사 Semiconductor package and manufacturing method thereof
MY154596A (en) * 2007-07-25 2015-06-30 Carsem M Sdn Bhd Thin plastic leadless package with exposed metal die paddle
CN101425468B (en) * 2007-10-29 2012-07-04 飞思卡尔半导体（中国）有限公司 Coated lead wire frame
US7902644B2 (en) * 2007-12-07 2011-03-08 Stats Chippac Ltd. Integrated circuit package system for electromagnetic isolation
US7646089B2 (en) * 2008-05-15 2010-01-12 Fujitsu Limited Semiconductor package, method for manufacturing a semiconductor package, an electronic device, method for manufacturing an electronic device
JP2009302209A (en) * 2008-06-11 2009-12-24 Nec Electronics Corp Lead frame, semiconductor device, manufacturing method of lead frame, and manufacturing method of semiconductor device
US7927921B2 (en) * 2009-05-27 2011-04-19 Microchip Technology Incorporated Semiconductor die attachment method using non-conductive screen print and dispense adhesive
KR101082443B1 (en) * 2009-08-19 2011-11-11 삼성에스디아이 주식회사 Conductive ink, preparation method of metal micropattern using the same and printed circuit board prepared by the method
JP5551568B2 (en) * 2009-11-12 2014-07-16 日東電工株式会社 Resin-sealing adhesive tape and method for manufacturing resin-sealed semiconductor device using the same
JP2012171987A (en) * 2011-02-17 2012-09-10 Fujifilm Corp Ink composition, ink set and image forming method
US8643165B2 (en) * 2011-02-23 2014-02-04 Texas Instruments Incorporated Semiconductor device having agglomerate terminals
JP2012209424A (en) * 2011-03-30 2012-10-25 Tokyo Electron Ltd Method of manufacturing semiconductor device
FR2985249B1 (en) * 2012-01-02 2014-03-07 Commissariat Energie Atomique METHOD OF TRANSFERRING OBJECTS TO A SUBSTRATE USING A COMPACT PARTICLE FILM
US8916419B2 (en) * 2012-03-29 2014-12-23 Taiwan Semiconductor Manufacturing Company, Ltd. Lid attach process and apparatus for fabrication of semiconductor packages
US9899339B2 (en) * 2012-11-05 2018-02-20 Texas Instruments Incorporated Discrete device mounted on substrate
KR102031731B1 (en) * 2012-12-18 2019-10-14 삼성전자주식회사 Semiconductor package and method of manufacturing the same
US9576932B2 (en) * 2013-03-09 2017-02-21 Adventive Ipbank Universal surface-mount semiconductor package
KR101802851B1 (en) * 2013-03-11 2017-11-29 해성디에스 주식회사 Lead frame, semiconductor package including the lead frame, and method of manufacturing the lead frame
JP2015032646A (en) * 2013-08-01 2015-02-16 パナソニックＩｐマネジメント株式会社 Manufacturing method of molded body
US9653386B2 (en) * 2014-10-16 2017-05-16 Infineon Technologies Americas Corp. Compact multi-die power semiconductor package
US9202793B1 (en) * 2013-12-26 2015-12-01 Stats Chippac Ltd. Integrated circuit packaging system with under bump metallization and method of manufacture thereof
US9601415B2 (en) * 2014-03-27 2017-03-21 Renesas Electronics Corporation Method of manufacturing semiconductor device and semiconductor device
US10201094B2 (en) * 2014-05-20 2019-02-05 Medtronic, Inc. Systems for encapsulating a hybrid assembly of electronic components and associated methods
US9496171B2 (en) * 2014-09-26 2016-11-15 Texas Instruments Incorporated Printed interconnects for semiconductor packages
US9524926B2 (en) * 2014-09-26 2016-12-20 Texas Instruments Incorporated Packaged device with additive substrate surface modification
US9646906B2 (en) * 2014-09-26 2017-05-09 Texas Instruments Incorporated Semiconductor package with printed sensor
CN104668575B (en) * 2014-12-02 2019-01-04 中国科学院化学研究所 A kind of nano-silver powder being dispersed in Weak solvent and its application for preparing electrically conductive ink
US9589906B2 (en) * 2015-02-27 2017-03-07 Advanced Semiconductor Engineering, Inc. Semiconductor device package and method of manufacturing the same
US9966652B2 (en) * 2015-11-03 2018-05-08 Amkor Technology, Inc. Packaged electronic device having integrated antenna and locking structure

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060121647A1 (en) * 2004-12-02 2006-06-08 Siliconware Precision Industries Co., Ltd. Carrier-free semiconductor package and fabrication method thereof
US20130122654A1 (en) * 2011-07-01 2013-05-16 Texas Instruments Incorporated Package Substrate Having Die Pad with Outer Raised Portion and Interior Recessed Portion
US20130154110A1 (en) * 2011-12-16 2013-06-20 Arun Virupaksha Gowda Direct write interconnections and method of manufacturing thereof
US20140097526A1 (en) * 2012-10-04 2014-04-10 Texas Instruments Incorporated Packaged ic having printed dielectric adhesive on die pad
US20140175599A1 (en) * 2012-12-21 2014-06-26 Texas Instruments Incorporated Integrated circuit package with printed circuit layer
US20140284779A1 (en) * 2013-03-20 2014-09-25 Texas Instruments Incorporated Semiconductor device having reinforced wire bonds to metal terminals

Also Published As

Publication number Publication date
US10347508B2 (en) 2019-07-09
CN108352330A (en) 2018-07-31
CN108352330B (en) 2022-05-13
US10727085B2 (en) 2020-07-28
US20170194170A1 (en) 2017-07-06
US20170271174A1 (en) 2017-09-21

Similar Documents

Publication Publication Date Title
KR101204187B1 (en) Power Module using Sintering die attach And Manufacturing Method Thereof
KR101572586B1 (en) Layered body and manufacturing method for layered body
US9899239B2 (en) Carrier ultra thin substrate
US9640511B2 (en) Method for producing a circuit carrier arrangement having a carrier which has a surface formed by an aluminum/silicon carbide metal matrix composite material
US20160093558A1 (en) Packaged device with additive substrate surface modification
WO2015064430A1 (en) Laminate body, insulating cooling plate, power module, and production method for laminate body
US9117813B2 (en) Integrated circuit package and method of making same
JP2014143250A (en) Module substrate
JP2020504451A (en) Packaged semiconductor device with surface roughened particles
US9589864B2 (en) Substrate with embedded sintered heat spreader and process for making the same
US10347508B2 (en) Printed adhesion deposition to mitigate integrated circuit delamination
KR102015995B1 (en) Method for producing a substrate adapter, substrate adapter, and method for contacting a semiconductor element
CN107768256A (en) Manufacture the method and semiconductor devices of semiconductor devices
JP7053837B2 (en) Methods and devices for mounting antenna structures with electronic components
TWI462196B (en) Semiconductor die attach method using non-conductive screen printing and applying adhesive
KR20140020767A (en) Chip-type electronic component and connecting structure
JP2017228733A (en) Functional layer transfer body and method for manufacturing tree-sealed semiconductor device using the same
JP5693748B2 (en) Electric module for vacuum holding by surface mounter
JP2010212723A (en) Method of manufacturing semiconductor device
JPH11220245A (en) Electric circuit and method of forming electric circuit
KR20100003319A (en) Bonding method of ceramics substrate and metal fiol, light emitting diode and method for fabricating the same
JP6056472B2 (en) Lead frame manufacturing method, semiconductor device manufacturing method, lead frame, and semiconductor device
JPH10189638A (en) BGA type semiconductor device and manufacturing method thereof
CN111699760A (en) System, apparatus and method for utilizing surface mount technology on metal substrates
CN105006463B (en) For manufacturing the method and semiconductor package part of semiconductor package part

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16882756

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16882756

Country of ref document: EP

Kind code of ref document: A1