WO2017028344A1 - 薄膜晶体管阵列基板及液晶显示面板 - Google Patents

薄膜晶体管阵列基板及液晶显示面板 Download PDF

Info

Publication number
WO2017028344A1
WO2017028344A1 PCT/CN2015/089147 CN2015089147W WO2017028344A1 WO 2017028344 A1 WO2017028344 A1 WO 2017028344A1 CN 2015089147 W CN2015089147 W CN 2015089147W WO 2017028344 A1 WO2017028344 A1 WO 2017028344A1
Authority
WO
WIPO (PCT)
Prior art keywords
thin film
film transistor
transistor array
disposed
trench
Prior art date
Application number
PCT/CN2015/089147
Other languages
English (en)
French (fr)
Inventor
黄世帅
Original Assignee
深圳市华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电技术有限公司 filed Critical 深圳市华星光电技术有限公司
Priority to US14/908,115 priority Critical patent/US9841630B2/en
Publication of WO2017028344A1 publication Critical patent/WO2017028344A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1337—Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers
    • G02F1/133707—Structures for producing distorted electric fields, e.g. bumps, protrusions, recesses, slits in pixel electrodes
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1337—Surface-induced orientation of the liquid crystal molecules, e.g. by alignment layers
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
    • G02F1/133509—Filters, e.g. light shielding masks
    • G02F1/133512—Light shielding layers, e.g. black matrix
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
    • G02F1/133509—Filters, e.g. light shielding masks
    • G02F1/133514—Colour filters
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/133302—Rigid substrates, e.g. inorganic substrates
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136222—Colour filters incorporated in the active matrix substrate

Definitions

  • the present invention relates to the field of liquid crystal display, and in particular to a thin film transistor array substrate and a liquid crystal display panel.
  • the liquid crystal display panel includes an array substrate, a color filter substrate, and a liquid crystal layer filled between the array substrate and the color filter substrate.
  • An alignment film is disposed on the array substrate and the color filter substrate, so that liquid crystal molecules in the liquid crystal layer can be aligned along the grooves on the alignment film, and the liquid crystal molecules can be controlled by the electric field to form a display screen.
  • the two substrates are fixedly mounted by a frame sealant.
  • a spacer Photo Spacer, PS
  • the alignment film disposed on the array substrate only controls the arrangement on the array substrate by the precision of the alignment film.
  • the alignment film may be too thin or the alignment film may be stacked on the edge of the display substrate of the array substrate, and the liquid crystal display panel may be bright or dark when illuminated.
  • the phenomenon of uniformity also known as the mura phenomenon.
  • the present invention provides a thin film transistor array substrate, the thin film transistor array substrate comprising:
  • a substrate including a first surface and a second surface disposed opposite to each other, the first surface including a display area and a non-display area, the non-display area being disposed around the display area,
  • the thin film transistor array being disposed on the first surface
  • the color resist layer is disposed on the thin film transistor array, and the color resist layer comprises a trench, and the trench is disposed corresponding to the non-display area;
  • the number of the grooves is at least one.
  • the number of the grooves is plural, and the grooves are parallel to each other.
  • the number of the grooves is plural, and the grooves constitute a mesh shape.
  • the thin film transistor array substrate of the present invention is provided with a trench on the color resist layer, and the trench is disposed corresponding to the non-display region, and the alignment film is disposed on the color resist layer. Flowing into the trench, through which the distribution film can effectively reduce or even eliminate uneven distribution of the alignment film due to surface tension or viscosity during free diffusion of the color resist layer, thereby causing the
  • the liquid crystal display panel including the thin film transistor array substrate is more uniform in brightness when illuminated, and the mura phenomenon is eliminated.
  • the thickness distribution of the alignment film is more uniform, and the design size of the non-display area can be made small, and a narrow bezel of the liquid crystal display panel using the thin film transistor array substrate can be realized.
  • the present invention provides a liquid crystal display panel including a thin film transistor array substrate, and the thin film transistor array substrate includes:
  • the first substrate includes a first surface and a second surface disposed opposite to each other, the first surface includes a display area and a non-display area, and the non-display area is disposed around the display area,
  • the thin film transistor array being disposed on the first surface
  • the color resist layer is disposed on the thin film transistor array, and the color resist layer comprises a first trench, and the first trench is disposed corresponding to the non-display area;
  • the first alignment film being disposed on the color resist layer.
  • the number of the first trenches is at least one.
  • the number of the first trenches is plural, and the first trenches are parallel to each other.
  • the number of the first trenches is plural, and the first trenches form a mesh shape.
  • the liquid crystal display panel further includes a second substrate, the second substrate includes oppositely disposed third surfaces and fourth surfaces, wherein the third surface is disposed adjacent to the first surface than the fourth surface
  • the third surface is provided with a black matrix layer, and the black matrix layer includes a second trench, and the second trench is disposed opposite to the first trench.
  • the second trench is disposed opposite to the first trench or the second trench is staggered with the first trench.
  • FIG. 1 is a schematic structural view of a thin film transistor array substrate according to a preferred embodiment of the present invention.
  • FIG. 2 is a schematic plan view showing the structure of a thin film transistor array substrate according to a first embodiment of the present invention.
  • FIG. 3 is a cross-sectional structural view of the thin film transistor array substrate of FIG. 2 taken along line I-I.
  • FIG. 4 is a schematic plan view showing the structure of a thin film transistor array substrate according to a second embodiment of the present invention.
  • FIG. 5 is a cross-sectional structural view of the thin film transistor array substrate of FIG. 4 taken along line II-II.
  • FIG. 6 is a schematic plan view showing a structure of a thin film transistor array substrate according to a third embodiment of the present invention.
  • FIG. 7 is a cross-sectional structural view of the thin film transistor array substrate of FIG. 6 taken along line III-III.
  • FIG. 8 is a schematic structural view of a liquid crystal display panel according to a preferred embodiment of the present invention.
  • FIG. 1 is a schematic structural diagram of a thin film transistor array substrate according to a preferred embodiment of the present invention.
  • the thin film transistor array substrate 100 includes a substrate 110, a thin film transistor array 120, a color resist layer 130, and an alignment film 140.
  • the substrate 110 includes a first surface 110a and a second surface 110b disposed opposite to each other.
  • the first surface 110a includes a display area 111 and a non-display area 112, and the non-display area 112 is disposed around the display area 111.
  • the thin film transistor array 120 is disposed on the first surface 110a.
  • the color resist layer 130 is disposed on the thin film transistor array 120, and the color resist layer 130 includes a trench 131 corresponding to the non-display area 112.
  • the alignment film 140 is disposed on the color resist layer 130.
  • the substrate 110 is transparent, and the material of the substrate 110 may be, but not limited to, glass, plastic, or the like.
  • the thin film transistor array substrate 120 is disposed on the substrate 110.
  • the first surface 110a is described as an example. It can be understood that in other embodiments, the thin film transistor array substrate 120 may also be disposed on the second surface 110b of the substrate 110.
  • the thin film transistor array 120 includes a plurality of thin film transistors distributed in an array for controlling opening or closing of sub-pixels in each pixel in the liquid crystal display panel.
  • the thin film transistor includes a gate, a source, and a drain.
  • the gate is configured to receive a control signal and control conduction or turn-off between the source and the drain under control of the control signal.
  • the thin film transistor is turned on, and a sub-pixel corresponding to the thin film transistor is turned on.
  • the thin film transistor is turned off, and a sub-pixel corresponding to the thin film transistor is turned off.
  • the color resist layer 130 generally includes a plurality of filter units.
  • the filter unit may be a red filter unit, a green filter unit, and a blue filter unit.
  • the white light emitted from the backlight module is filtered by the color resist layer 130 to realize color display.
  • the number of the grooves 131 is at least one.
  • FIG. 2 is a schematic plan view showing a planar structure of a thin film transistor array substrate according to a first embodiment of the present invention
  • FIG. 3 is a cross-sectional structural view of the thin film transistor array substrate of FIG. 2 taken along line I-I.
  • the number of the grooves 131 is one.
  • the number of the grooves 131 is plural. 4 and FIG. 5, FIG. 4 is a schematic plan view showing a planar structure of a thin film transistor array substrate according to a second embodiment of the present invention.
  • FIG. 5 is a cross-sectional structural view of the thin film transistor array substrate of FIG. 4 taken along line II-II.
  • the number of the grooves 131 is three, and the three grooves 131 are parallel to each other. It can be understood that when the number of the grooves 131 is plural, it is not limited to three, and may be other numbers than three. It is to be understood that when the number of the grooves 131 is plural, the width of the grooves 131 may be the same or different, and is not limited herein.
  • the number of the grooves 131 is plural, and the grooves 131 form a mesh shape.
  • FIG. 6 and FIG. 7. FIG. 6 is a schematic diagram showing the planar structure of a thin film transistor array substrate according to a third embodiment of the present invention.
  • FIG. 7 is a cross-sectional structural view of the thin film transistor array substrate of FIG. 6 taken along III-III. It can be understood that when the grooves are grooved, the sizes of the respective meshes may be the same or different, which is not limited herein.
  • the thin film transistor array substrate 100 of the present invention is provided with a trench 131 on the color resist layer 130, and the trench 131 is disposed corresponding to the non-display area 112, and the alignment film 140 is disposed at the
  • the color resist layer 130 flows into the trench 131, and the trench 131 can effectively reduce or even eliminate the influence of the surface tension or viscosity of the alignment film 140 during the free diffusion of the color resist layer 130.
  • This results in a non-uniform distribution so that the liquid crystal display panel including the thin film transistor array substrate 100 is more uniform in brightness when illuminated, eliminating the mura phenomenon.
  • the thickness distribution of the alignment film 140 is more uniform, and the design size of the non-display area 112 can be made small, and a narrow bezel of the liquid crystal display panel using the thin film transistor array substrate 100 can be realized.
  • FIG. 8 is a schematic structural diagram of a liquid crystal display panel according to a preferred embodiment of the present invention.
  • the liquid crystal display panel 10 includes a thin film transistor array substrate 100.
  • the substrate in the thin film transistor 100 is named as the first substrate
  • the alignment film in the thin film transistor 100 is named as the first alignment film
  • the groove in the color resist layer The slot is named the first groove.
  • the thin film transistor array substrate 100 includes a first substrate 110, a thin film transistor array 120, a color resist layer 130, and a first alignment film 140.
  • the first substrate 110 includes a first surface 110a and a second surface 110b disposed opposite to each other.
  • the first surface 110a includes a display area 111 and a non-display area 112.
  • the non-display area 112 is disposed around the display area 111.
  • the thin film transistor array 120 is disposed on the first surface 110a.
  • the color resist layer 130 is disposed on the thin film transistor array 120, and the color resist layer 130 includes a first trench 131, and the first trench 131 is disposed corresponding to the non-display area 112.
  • the first alignment film 140 is disposed on the color resist layer 130.
  • the first substrate 110 is transparent, and the material of the first substrate 110 may be, but not limited to, glass, plastic, or the like.
  • the thin film transistor array substrate 120 is disposed on the first surface 110a of the first substrate 110 as an example. It can be understood that in other embodiments, the thin film transistor array substrate 120 may also be disposed on the second surface 110b of the first substrate 110.
  • the thin film transistor array 120 includes a plurality of thin film transistors distributed in an array for controlling opening or closing of sub-pixels in each pixel in the liquid crystal display panel.
  • the thin film transistor includes a gate, a source, and a drain.
  • the gate is configured to receive a control signal and control conduction between the source and the drain under control of the control signal Or cut off.
  • the thin film transistor is turned on, and a sub-pixel corresponding to the thin film transistor is turned on.
  • the thin film transistor is turned off, and a sub-pixel corresponding to the thin film transistor is turned off.
  • the color resist layer 130 generally includes a plurality of filter units.
  • the filter unit may be a red filter unit, a green filter unit, and a blue filter unit.
  • the white light emitted from the backlight module is filtered by the color resist layer 130 to realize color display.
  • the number of the first trenches 131 is at least one. 2 and FIG. 3, FIG. 2 is a schematic plan view of a thin film transistor array substrate according to a first embodiment of the present invention; and FIG. 3 is a cross-sectional structural view of the thin film transistor array substrate of FIG. In the embodiment, the number of the first trenches 131 is one.
  • the number of the first trenches 131 is plural. 4 and FIG. 5, FIG. 4 is a schematic plan view showing a planar structure of a thin film transistor array substrate according to a second embodiment of the present invention.
  • FIG. 5 is a cross-sectional structural view of the thin film transistor array substrate of FIG. 4.
  • the number of the first grooves 131 is three, and the three first grooves 131 are parallel to each other. It can be understood that when the number of the first grooves 131 is plural, it is not limited to three, and may be other numbers than three. It is to be understood that the width of the first trenches 131 may be the same or different, and is not limited herein.
  • the number of the first trenches 131 is plural, and the first trenches 131 form a grid shape.
  • FIG. 6 and FIG. 7. FIG. 6 is a schematic diagram showing the planar structure of a thin film transistor array substrate according to a third embodiment of the present invention.
  • FIG. 7 is a cross-sectional structural view of the thin film transistor array substrate of FIG. 6.
  • the sizes of the respective meshes may be the same or different, which is not limited herein.
  • the liquid crystal display panel 10 further includes a second substrate 300 including a third surface 300a and a fourth surface 300b disposed opposite to each other.
  • the third surface 300a is disposed adjacent to the first surface 110a, the third surface 300a is provided with a black matrix layer 310, and the black matrix layer 310 includes a second trench 311.
  • the second trench 311 is disposed opposite to the first trench 131.
  • a liquid crystal layer 500 is interposed between the second substrate 300 and the thin film transistor array substrate 100.
  • the second trench 311 is disposed opposite to the first trench 131. In another embodiment, the second trench 311 is staggered with the first trench 131. When the second trench 311 is disposed opposite to the first trench 131, the frame of the liquid crystal display panel 10 can be reduced.
  • a second alignment film 330 is disposed on the black matrix layer 310.
  • the thin film transistor array substrate 100 of the liquid crystal display panel 10 of the present invention is provided with a trench 131 on the color resist layer 130, and the trench 131 is disposed corresponding to the non-display area 112, and the alignment film 140 is disposed.
  • the trench 131 can effectively reduce or even eliminate the surface tension of the alignment film 140 during the free diffusion of the color resist layer 130 or The influence of the viscosity results in a non-uniform distribution, so that the liquid crystal display panel including the thin film transistor array substrate 100 is more uniform in brightness when light is emitted, eliminating the mura phenomenon.
  • the thickness distribution of the alignment film 140 is more uniform, and the design size of the non-display area 112 can be made small, and a narrow bezel of the liquid crystal display panel 10 using the thin film transistor array substrate 100 can be realized.

Abstract

一种薄膜晶体管阵列基板（100）及液晶显示面板。薄膜晶体管阵列基板（100）包括基板（110），基板（110）包括相对设置的第一表面（110a）及第二表面（110b），第一表面（110a）包括显示区域（111）以及非显示区域（112），非显示区域（112）围绕显示区域（111）设置。薄膜晶体管阵列（120）设置在第一表面上（110a）；色阻层（130）设置在所述薄膜晶体管阵列（120）上，且色阻层（130）包括沟槽（131），沟槽（131）对应非显示区域（112）设置；配向膜（140）设置在色阻层（130）上。

Description

薄膜晶体管阵列基板及液晶显示面板
本发明要求2015年8月17日递交的发明名称为“薄膜晶体管阵列基板及液晶显示面板”的申请号201510504794.X的在先申请优先权，上述在先申请的内容以引入的方式并入本文本中。
技术领域
本发明涉及液晶显示领域，尤其涉及一种薄膜晶体管阵列基板及液晶显示面板。
背景技术
液晶显示面板包括阵列基板、彩膜基板以及填充在阵列基板及彩膜基板之间的液晶层构成。阵列基板上及彩膜基板上均设有配向膜，从而能够使得液晶层中的液晶分子沿着配向膜上的沟槽进行配向排列，并通过电场对液晶分子的控制，形成显示画面。两片基板通过封框胶固定安装。在彩膜基板上，通过会设置间隙子(Photo Spacer，PS)来形成一道挡墙来挡住设置在彩膜基板上的配向膜流向框胶，但是对于阵列基板来说，阵列基板上没有挡墙，因此，设置在阵列基板上的配向膜仅仅靠配向膜的精度来控制在阵列基板上的设置情况。然而，一旦设置在阵列基板上的配向膜的设置精度控制不好时，则阵列基板显示区域边缘会出现配向膜过薄或者配向膜堆叠的情况，当液晶显示面板在点亮时出现亮暗不均匀的现象，也称为mura现象。
发明内容
本发明提供一种薄膜晶体管阵列基板，所述薄膜晶体管阵列基板包括：
基板，所述基板包括相对设置的第一表面及第二表面，所述第一表面包括显示区域以及非显示区域，所述非显示区域围绕所述显示区域设置，
薄膜晶体管阵列，所述薄膜晶体管阵列设置在所述第一表面上；
色阻层，所述色阻层设置在所述薄膜晶体管阵列上，且所述色阻层包括沟槽，所述沟槽对应所述非显示区域设置；
配向膜，所述配向膜设置在所述色阻层上。
其中，所述沟槽的数量至少为一个。
其中，所述沟槽的数量为多个，且所述沟槽相互平行。
其中，所述沟槽的数量为多个，且所述沟槽构成网格形。
相较于现有技术，本发明的薄膜晶体管阵列基板在色阻层上设置沟槽，且所述沟槽对应所述非显示区域设置，所述配向膜在设在所述色阻层上时流入所述沟槽，通过所述沟槽能够有效减小甚至消除所述配向膜在所述色阻层自由扩散过程中由于表面张力或者黏性的影响导致分布不均匀的情况，从而使得所述包括所述薄膜晶体管阵列基板的液晶显示面板在点亮时亮度更加均匀，消除了mura现象。且所述配向膜的厚度分布更加均匀，能够使得所述非显示区域的设计尺寸变小，实现使用所述薄膜晶体管阵列基板的液晶显示面板的窄边框。
本发明提供一种液晶显示面板，所述液晶显示面板包括薄膜晶体管阵列基板，薄膜晶体管阵列基板包括：
第一基板，所述第一基板包括相对设置的第一表面及第二表面，所述第一表面包括显示区域以及非显示区域，所述非显示区域围绕所述显示区域设置，
薄膜晶体管阵列，所述薄膜晶体管阵列设置在所述第一表面上；
色阻层，所述色阻层设置在所述薄膜晶体管阵列上，且所述色阻层包括第一沟槽，所述第一沟槽对应所述非显示区域设置；
第一配向膜，所述第一配向膜设置在所述色阻层上。
其中，所述第一沟槽的数量至少为一个。
其中，所述第一沟槽的数量为多个，且所述第一沟槽相互平行。
其中，所述第一沟槽的数量为多个，且所述第一沟槽构成网格形。
其中，所述液晶显示面板还包括第二基板，所述第二基板包括相对设置的第三表面及第四表面，所述第三表面相较于所述第四表面邻近所述第一表面设置，所述第三表面设置黑矩阵层，所述黑矩阵层包括第二沟槽，所述第二沟槽与所述第一沟槽相对设置。
其中，所述第二沟槽与所述第一沟槽正对设置或者所述第二沟槽与所述第一沟槽交错设置。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案，下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍，显而易见地，下面描述中的附图仅仅是本发明的一些实施例，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为本发明一较佳实施方式的薄膜晶体管阵列基板的结构示意图。
图2为本发明第一实施方式的薄膜晶体管阵列基板的平面结构示意图。
图3为图2中薄膜晶体管阵列基板沿I-I线的剖面结构示意图。
图4为本发明第二实施方式的薄膜晶体管阵列基板的平面结构示意图。
图5为图4中薄膜晶体管阵列基板沿II-II线的剖面结构示意图。
图6为本发明第三实施方式的薄膜晶体管阵列基板的平面结构示意图。
图7为图6中薄膜晶体管阵列基板沿III-III线的剖面结构示意图。
图8为本发明一较佳实施方式的液晶显示面板的结构示意图。
具体实施方式
下面将结合本发明实施例中的附图，对本发明实施例中的技术方案进行清楚、完整地描述，显然，所描述的实施例仅仅是本发明一部分实施例，而不是全部的实施例。基于本发明中的实施例，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例，都属于本发明保护的范围。
请参阅图1，图1为本发明一较佳实施方式的薄膜晶体管阵列基板的结构示意图。所述薄膜晶体管阵列基板100包括基板110、薄膜晶体管阵列120、色阻层130以及配向膜140。所述基板110包括相对设置的第一表面110a及第二表面110b，所述第一表面110a包括显示区域111及非显示区域112，所述非显示区域112围绕所述显示区域111设置。所述薄膜晶体管阵列120设置在所述第一表面110a上。所述色阻层130设置在所述薄膜晶体管阵列120上，且所述色阻层130包括沟槽131，所述沟槽131对应所述非显示区域112设置。所述配向膜140设置在所述色阻层130上。
所述基板110为透明的，所述基板110的材料可以为但不仅限于玻璃、塑料等。在本实施方式中，以所述薄膜晶体管阵列基板120设置在所述基板110 的所述第一表面110a为例进行说明，可以理解地，在其他实施方式中，所述薄膜晶体管阵列基板120也可以设置在所述基板110的第二表面110b。
所述薄膜晶体管阵列120包括呈阵列状分布的多个薄膜晶体管，所述薄膜晶体管用于控制液晶显示面板中每个像素中的子像素的开启或者关闭。所述薄膜晶体管包括栅极(gate)、源极(source)及漏极(drain)。所述栅极用于接收控制信号，并在所述控制信号的控制下控制所述源极及所述漏极之间的导通或者截止。当所述源极及所述漏极在所述栅极接收的控制信号的控制下导通时，所述薄膜晶体管导通，与所述薄膜晶体管对应的子像素开启。当所述源极及所述漏极在所述栅极接收的控制信号的控制下截止时，所述薄膜晶体管截止，与所述薄膜晶体管对应的子像素关闭。
所述色阻层130通常包括多个滤光单元，在一实施方式中，所述滤光单元可以为红色滤光单元、绿色滤光单元以及蓝色滤光单元。自背光模组发出的白光经过所述色阻层130的滤光之后，以实现彩色显示。
在一实施方式中，所述沟槽131的数量为至少一个。请一并参阅图2及图3，图2为本发明第一实施方式的薄膜晶体管阵列基板的平面结构示意图；图3为图2中薄膜晶体管阵列基板沿I-I线的剖面结构示意图。在本实施方式中，所述沟槽131的数量为一个。
在一实施方式中，所述沟槽131的数量为多个。请一并参阅图4及图5，图4为本发明第二实施方式的薄膜晶体管阵列基板的平面结构示意图。图5为图4中薄膜晶体管阵列基板沿II-II线的剖面结构示意图。在图4及图5中，所述沟槽131的数量为3个，且三个所述沟槽131相互平行。可以理解地，所述沟槽131的数量为多个时，并不仅局限于为3个，也可以是3个以外的其他数目。可以理解地，当所述沟槽131的数量为多个时，所述沟槽131的宽度可以相同，也可以不相同，在此不做限定。
在一实施方式中，所述沟槽131的数量为多个，且所述沟槽131构成网格形。请一并参阅图6及图7，图6为本发明第三实施方式的薄膜晶体管阵列基板的平面结构示意图。图7为图6中薄膜晶体管阵列基板沿III-III的剖面结构示意图。可以理解地，当所述沟槽131沟槽网格形时，各个网格的尺寸可以是相同的也可以是不同的，在此不做限定。
相较于现有技术，本发明的薄膜晶体管阵列基板100在色阻层130上设置沟槽131，且所述沟槽131对应所述非显示区域112设置，所述配向膜140在设在所述色阻层130上时流入所述沟槽131，通过所述沟槽131能够有效减小甚至消除所述配向膜140在所述色阻层130自由扩散过程中由于表面张力或者黏性的影响导致分布不均匀的情况，从而使得所述包括所述薄膜晶体管阵列基板100的液晶显示面板在点亮时亮度更加均匀，消除了mura现象。且所述配向膜140的厚度分布更加均匀，能够使得所述非显示区域112的设计尺寸变小，实现使用所述薄膜晶体管阵列基板100的液晶显示面板的窄边框。
下面结合图1至图7对本发明的液晶显示面板进行介绍，请参阅8，图8为本发明一较佳实施方式的液晶显示面板的结构示意图。所述液晶显示面板10包括薄膜晶体管阵列基板100。为了将薄膜晶体管中100的基板与彩膜基板中的基板相区分，薄膜晶体管100中的基板命名为第一基板，薄膜晶体管100中的配向膜命名为第一配向膜，色阻层中的沟槽命名为第一沟槽。
所述薄膜晶体管阵列基板100包括第一基板110、薄膜晶体管阵列120、色阻层130以及第一配向膜140。所述第一基板110包括相对设置的第一表面110a及第二表面110b，所述第一表面110a包括显示区域111及非显示区域112，所述非显示区域112围绕所述显示区域111设置。所述薄膜晶体管阵列120设置在所述第一表面110a上。所述色阻层130设置在所述薄膜晶体管阵列120上，且所述色阻层130包括第一沟槽131，所述第一沟槽131对应所述非显示区域112设置。所述第一配向膜140设置在所述色阻层130上。
所述第一基板110为透明的，所述第一基板110的材料可以为但不仅限于玻璃、塑料等。在本实施方式中，以所述薄膜晶体管阵列基板120设置在所述第一基板110的所述第一表面110a为例进行说明，可以理解地，在其他实施方式中，所述薄膜晶体管阵列基板120也可以设置在所述第一基板110的第二表面110b。
所述薄膜晶体管阵列120包括呈阵列状分布的多个薄膜晶体管，所述薄膜晶体管用于控制液晶显示面板中每个像素中的子像素的开启或者关闭。所述薄膜晶体管包括栅极(gate)、源极(source)及漏极(drain)。所述栅极用于接收控制信号，并在所述控制信号的控制下控制所述源极及所述漏极之间的导通 或者截止。当所述源极及所述漏极在所述栅极接收的控制信号的控制下导通时，所述薄膜晶体管导通，与所述薄膜晶体管对应的子像素开启。当所述源极及所述漏极在所述栅极接收的控制信号的控制下截止时，所述薄膜晶体管截止，与所述薄膜晶体管对应的子像素关闭。
所述色阻层130通常包括多个滤光单元，在一实施方式中，所述滤光单元可以为红色滤光单元、绿色滤光单元以及蓝色滤光单元。自背光模组发出的白光经过所述色阻层130的滤光之后，以实现彩色显示。
在一实施方式中，所述第一沟槽131的数量为至少一个。请一并参阅图2及图3，图2为本发明第一实施方式的薄膜晶体管阵列基板的平面结构示意图；图3为图2中薄膜晶体管阵列基板的剖面结构示意图。在本实施方式中，所述第一沟槽131的数量为一个。
在一实施方式中，所述第一沟槽131的数量为多个。请一并参阅图4及图5，图4为本发明第二实施方式的薄膜晶体管阵列基板的平面结构示意图。图5为图4中薄膜晶体管阵列基板的剖面结构示意图。在图4及图5中，所述第一沟槽131的数量为3个，且三个所述第一沟槽131相互平行。可以理解地，所述第一沟槽131的数量为多个时，并不仅局限于为3个，也可以是3个以外的其他数目。可以理解地，当所述第一沟槽131的数量为多个时，所述第一沟槽131的宽度可以相同，也可以不相同，在此不做限定。
在一实施方式中，所述第一沟槽131的数量为多个，且所述第一沟槽131构成网格形。请一并参阅图6及图7，图6为本发明第三实施方式的薄膜晶体管阵列基板的平面结构示意图。图7为图6中薄膜晶体管阵列基板的剖面结构示意图。可以理解地，当所述第一沟槽131沟槽网格形时，各个网格的尺寸可以是相同的也可以是不同的，在此不做限定。
此外，所述液晶显示面板10还包括第二基板300，所述第二基板300包括相对设置的第三表面300a及第四表面300b。所述第三表面300a相较于所述第四表面300b邻近所述第一表面110a设置，所述第三表面300a设置有黑矩阵层310，所述黑矩阵层310包括第二沟槽311，所述第二沟槽311与所述第一沟槽131相对设置。
所述第二基板300与所述薄膜晶体管阵列基板100之间还夹设液晶层500。
在一实施方式中，所述第二沟槽311与所述第一沟槽131正对设置。在另一实施方式中，所述第二沟槽311与所述第一沟槽131交错设置。当所述第二沟槽311与所述第一沟槽131正对设置时，能够减小所述液晶显示面板10的边框。所述黑矩阵层310上设置第二配向膜330。
相较于现有技术，本发明液晶显示面板10的薄膜晶体管阵列基板100在色阻层130上设置沟槽131，且所述沟槽131对应所述非显示区域112设置，所述配向膜140在设在所述色阻层130上时流入所述沟槽131，通过所述沟槽131能够有效减小甚至消除所述配向膜140在所述色阻层130自由扩散过程中由于表面张力或者黏性的影响导致分布不均匀的情况，从而使得所述包括所述薄膜晶体管阵列基板100的液晶显示面板在点亮时亮度更加均匀，消除了mura现象。且所述配向膜140的厚度分布更加均匀，能够使得所述非显示区域112的设计尺寸变小，实现使用所述薄膜晶体管阵列基板100的液晶显示面板10的窄边框。
以上所揭露的仅为本发明一种较佳实施例而已，当然不能以此来限定本发明之权利范围，本领域普通技术人员可以理解实现上述实施例的全部或部分流程，并依本发明权利要求所作的等同变化，仍属于发明所涵盖的范围。

Claims (10)

  1. 一种薄膜晶体管阵列基板，其中，所述薄膜晶体管阵列基板包括：
    基板，所述基板包括相对设置的第一表面及第二表面，所述第一表面包括显示区域以及非显示区域，所述非显示区域围绕所述显示区域设置，
    薄膜晶体管阵列，所述薄膜晶体管阵列设置在所述第一表面上；
    色阻层，所述色阻层设置在所述薄膜晶体管阵列上，且所述色阻层包括沟槽，所述沟槽对应所述非显示区域设置；
    配向膜，所述配向膜设置在所述色阻层上。
  2. 如权利要求1所述的薄膜晶体管阵列基板，其中，所述沟槽的数量至少为一个。
  3. 如权利要求1所述的薄膜晶体管阵列基板，其中，所述沟槽的数量为多个，且所述沟槽相互平行。
  4. 如权利要求1所述的薄膜晶体管阵列基板，其中，所述沟槽的数量为多个，且所述沟槽构成网格形。
  5. 一种液晶显示面板，其中，所述液晶显示面板包括薄膜晶体管阵列基板，薄膜晶体管阵列基板包括：
    第一基板，所述第一基板包括相对设置的第一表面及第二表面，所述第一表面包括显示区域以及非显示区域，所述非显示区域围绕所述显示区域设置，
    薄膜晶体管阵列，所述薄膜晶体管阵列设置在所述第一表面上；
    色阻层，所述色阻层设置在所述薄膜晶体管阵列上，且所述色阻层包括第一沟槽，所述第一沟槽对应所述非显示区域设置；
    第一配向膜，所述第一配向膜设置在所述色阻层上。
  6. 如权利要求5所述的液晶显示面板，其中，所述第一沟槽的数量至少为 一个。
  7. 如权利要求5所述的液晶显示面板，其中，所述第一沟槽的数量为多个，且所述第一沟槽相互平行。
  8. 如权利要求5所述的液晶显示面板，其中，所述第一沟槽的数量为多个，且所述第一沟槽构成网格形。
  9. 如权利要求5所述的液晶显示面板，其中，所述液晶显示面板还包括第二基板，所述第二基板包括相对设置的第三表面及第四表面，所述第三表面相较于所述第四表面邻近所述第一表面设置，所述第三表面设置黑矩阵层，所述黑矩阵层包括第二沟槽，所述第二沟槽与所述第一沟槽相对设置。
  10. 如权利要求9所述的液晶显示面板，其中，所述第二沟槽与所述第一沟槽正对设置或者所述第二沟槽与所述第一沟槽交错设置。
PCT/CN2015/089147 2015-08-17 2015-09-08 薄膜晶体管阵列基板及液晶显示面板 WO2017028344A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/908,115 US9841630B2 (en) 2015-08-17 2015-09-08 Thin-film transistor array substrate and liquid crystal display panel

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510504794.X 2015-08-17
CN201510504794.XA CN105093627A (zh) 2015-08-17 2015-08-17 薄膜晶体管阵列基板及液晶显示面板

Publications (1)

Publication Number Publication Date
WO2017028344A1 true WO2017028344A1 (zh) 2017-02-23

Family

ID=54574404

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/089147 WO2017028344A1 (zh) 2015-08-17 2015-09-08 薄膜晶体管阵列基板及液晶显示面板

Country Status (3)

Country Link
US (1) US9841630B2 (zh)
CN (1) CN105093627A (zh)
WO (1) WO2017028344A1 (zh)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105652529A (zh) * 2016-04-08 2016-06-08 深圳市华星光电技术有限公司 一种液晶显示面板及其制作方法
CN106647010A (zh) * 2017-03-13 2017-05-10 惠科股份有限公司 一种显示基板、显示面板和显示装置
CN107193161A (zh) * 2017-07-28 2017-09-22 武汉华星光电技术有限公司 阵列基板及显示面板
CN107479235B (zh) * 2017-08-29 2020-09-29 上海天马微电子有限公司 显示基板、显示面板和显示装置
CN108983475B (zh) * 2018-08-29 2021-10-29 Tcl华星光电技术有限公司 液晶显示器及其基板结构
CN109254452A (zh) * 2018-10-16 2019-01-22 深圳市华星光电技术有限公司 一种彩膜基板及液晶显示面板
US10802325B2 (en) * 2018-11-05 2020-10-13 Himax Display, Inc. Display panel
CN109656072B (zh) * 2018-12-29 2021-06-01 武汉华星光电技术有限公司 阵列基板及液晶显示面板
CN110176463A (zh) * 2019-05-24 2019-08-27 深圳市华星光电技术有限公司 基板及制备方法
CN110297345B (zh) * 2019-06-21 2022-04-29 厦门天马微电子有限公司 彩膜基板、显示面板及显示装置
CN110376799A (zh) * 2019-07-11 2019-10-25 深圳市华星光电半导体显示技术有限公司 液晶显示面板及其制作方法
CN111007677B (zh) * 2019-12-05 2022-04-26 Tcl华星光电技术有限公司 彩膜基板及其制备方法、显示面板
CN111091763B (zh) * 2020-03-22 2020-06-19 深圳市华星光电半导体显示技术有限公司 一种显示面板
CN114442381A (zh) * 2022-03-07 2022-05-06 苏州华星光电技术有限公司 一种显示面板及显示装置
CN117651898A (zh) * 2022-06-24 2024-03-05 京东方科技集团股份有限公司 彩膜基板、显示面板及显示装置
CN114994975B (zh) * 2022-08-03 2023-02-21 惠科股份有限公司 阵列基板及其制作方法、显示面板

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007034117A (ja) * 2005-07-29 2007-02-08 Seiko Epson Corp 液晶装置、電子機器、および液晶装置の製造方法
CN101196635A (zh) * 2006-12-08 2008-06-11 群康科技(深圳)有限公司 液晶面板及其制造方法
CN102636910A (zh) * 2011-12-29 2012-08-15 友达光电股份有限公司 显示面板及其制作方法
CN103454803A (zh) * 2013-09-22 2013-12-18 京东方科技集团股份有限公司 液晶显示装置用基板及制作方法、液晶显示装置
CN104317111A (zh) * 2014-10-14 2015-01-28 深圳市华星光电技术有限公司 液晶显示面板

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005241826A (ja) * 2004-02-25 2005-09-08 Toshiba Matsushita Display Technology Co Ltd 液晶表示装置
CN100507688C (zh) * 2006-04-06 2009-07-01 友达光电股份有限公司 液晶显示面板及其制造方法和应用其的液晶显示装置
TWI345671B (en) * 2007-08-10 2011-07-21 Au Optronics Corp Thin film transistor, pixel structure and liquid crystal display panel
KR101254561B1 (ko) * 2010-05-04 2013-04-19 엘지디스플레이 주식회사 횡전계형 액정표시장치용 어레이기판
WO2011155133A1 (ja) * 2010-06-10 2011-12-15 シャープ株式会社 液晶表示装置及びその製造方法
WO2012074010A1 (ja) * 2010-12-03 2012-06-07 シャープ株式会社 液晶表示パネルおよび液晶表示装置
US8797495B2 (en) * 2011-10-25 2014-08-05 Shenzhen China Star Optoelectronics Technology Co., Ltd. LCD panel and method of forming the same
CN202548486U (zh) * 2012-03-15 2012-11-21 京东方科技集团股份有限公司 彩膜基板、液晶显示面板以及液晶显示器
CN102799029B (zh) * 2012-08-22 2015-06-10 京东方科技集团股份有限公司 液晶显示基板和液晶显示装置
KR20140062669A (ko) * 2012-11-14 2014-05-26 삼성디스플레이 주식회사 표시 패널 및 이의 제조 방법

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007034117A (ja) * 2005-07-29 2007-02-08 Seiko Epson Corp 液晶装置、電子機器、および液晶装置の製造方法
CN101196635A (zh) * 2006-12-08 2008-06-11 群康科技(深圳)有限公司 液晶面板及其制造方法
CN102636910A (zh) * 2011-12-29 2012-08-15 友达光电股份有限公司 显示面板及其制作方法
CN103454803A (zh) * 2013-09-22 2013-12-18 京东方科技集团股份有限公司 液晶显示装置用基板及制作方法、液晶显示装置
CN104317111A (zh) * 2014-10-14 2015-01-28 深圳市华星光电技术有限公司 液晶显示面板

Also Published As

Publication number Publication date
US9841630B2 (en) 2017-12-12
US20170261815A1 (en) 2017-09-14
CN105093627A (zh) 2015-11-25

Similar Documents

Publication Publication Date Title
WO2017028344A1 (zh) 薄膜晶体管阵列基板及液晶显示面板
CN106707606B (zh) 异形显示面板及显示装置
US10678045B2 (en) Light valve and display device
WO2019085057A1 (zh) 液晶显示面板以及液晶显示装置
US20200089052A1 (en) Liquid crystal module and liquid crystal display device
WO2018176629A1 (zh) 显示面板及其制造方法
US20150370121A1 (en) Color filter substrates and liquid crystal devices having black matrixes with variable widths
US20160342021A1 (en) Display panel and display device
WO2019085086A1 (zh) 液晶面板以及液晶显示装置
CN105242447A (zh) 透明显示器
US10429701B2 (en) Display panel and LCD panel and LCD apparatus using the same
WO2016192152A1 (zh) 彩膜基板及具有该彩膜基板的曲面液晶显示面板
WO2016176882A1 (zh) 彩色滤光片及其制作方法、液晶显示面板
US20160291375A1 (en) Display substrate, method for manufacturing the same, and liquid crystal display device
US9116297B2 (en) Color filter substrate, manufacturing method thereof and liquid crystal panel
US9494729B2 (en) Backlight source and display device
US11262632B2 (en) Active switch array substrate, manufacturing method thereof and liquid crystal display panel applying the same
CN104570456B (zh) 一种液晶显示器
US20180348579A1 (en) Pixel structure of display array substrate and display device using the same
WO2018120022A1 (zh) 彩色滤光片、显示装置及制备彩色滤光片的方法
US10365518B2 (en) Methods for manufacturing display panel and display apparatus
WO2018113061A1 (zh) 阵列基板、彩膜基板及液晶面板
US20210041743A1 (en) Display panel, method for manufacturing same, and display device
US20170146852A1 (en) Glass substrate having black matrix, preparing method thereof and liquid crystal panel
US20210232006A1 (en) Display panel and display device

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 14908115

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15901548

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15901548

Country of ref document: EP

Kind code of ref document: A1