WO2016053146A8 - Computer system - Google Patents
Computer system Download PDFInfo
- Publication number
- WO2016053146A8 WO2016053146A8 PCT/RU2015/000626 RU2015000626W WO2016053146A8 WO 2016053146 A8 WO2016053146 A8 WO 2016053146A8 RU 2015000626 W RU2015000626 W RU 2015000626W WO 2016053146 A8 WO2016053146 A8 WO 2016053146A8
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- microprocessor
- external serial
- serial rom
- addresses
- chip
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/445—Program loading or initiating
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microcomputers (AREA)
- Stored Programmes (AREA)
Abstract
The invention relates to computer technology. A computer system includes a system on a chip and an external serial ROM, wherein the system on a chip includes: a microprocessor, including at least one microprocessor core; a controller of the external serial ROM; a device for directly mapping the addresses of data located in the external serial ROM, to an address space of the microprocessor; at least one interface device; at least one internal memory device; and an internal commutation device, allowing for interaction between the microprocessor and the remaining devices of the system on a chip; wherein the device for directly mapping the addresses of data located in the external serial ROM, to an address space of the microprocessor, contains a register of data which have been read, an address register, and a finite-state machine of the device for directly mapping addresses.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EA201700120A EA038978B1 (en) | 2014-09-30 | 2015-09-30 | Device for direct mapping of data addresses located in the external serial rom into the address space of microprocessor core, computer system, and data transmission method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
RU2014139279 | 2014-09-30 | ||
RU2014139279/08A RU2579949C2 (en) | 2014-09-30 | 2014-09-30 | Computer system |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2016053146A1 WO2016053146A1 (en) | 2016-04-07 |
WO2016053146A8 true WO2016053146A8 (en) | 2016-07-28 |
Family
ID=53284988
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/RU2015/000626 WO2016053146A1 (en) | 2014-09-30 | 2015-09-30 | Computer system |
Country Status (3)
Country | Link |
---|---|
EA (1) | EA038978B1 (en) |
RU (1) | RU2579949C2 (en) |
WO (1) | WO2016053146A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102016224747A1 (en) * | 2016-12-12 | 2018-06-14 | Robert Bosch Gmbh | control unit |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5546546A (en) * | 1994-05-20 | 1996-08-13 | Intel Corporation | Method and apparatus for maintaining transaction ordering and arbitrating in a bus bridge |
US5535360A (en) * | 1994-08-31 | 1996-07-09 | Vlsi Technology, Inc. | Digital computer system having an improved direct-mapped cache controller (with flag modification) for a CPU with address pipelining and method therefor |
US6601167B1 (en) * | 2000-01-14 | 2003-07-29 | Advanced Micro Devices, Inc. | Computer system initialization with boot program stored in sequential access memory, controlled by a boot loader to control and execute the boot program |
JP2004334486A (en) * | 2003-05-07 | 2004-11-25 | Internatl Business Mach Corp <Ibm> | Starting system using boot code and starting method |
KR100693924B1 (en) * | 2005-01-31 | 2007-03-12 | 삼성전자주식회사 | Booting system using high speed serial interface and booting method of the same |
-
2014
- 2014-09-30 RU RU2014139279/08A patent/RU2579949C2/en active
-
2015
- 2015-09-30 WO PCT/RU2015/000626 patent/WO2016053146A1/en active Application Filing
- 2015-09-30 EA EA201700120A patent/EA038978B1/en unknown
Also Published As
Publication number | Publication date |
---|---|
WO2016053146A1 (en) | 2016-04-07 |
EA201700120A1 (en) | 2017-10-31 |
RU2579949C2 (en) | 2016-04-10 |
RU2014139279A (en) | 2015-05-27 |
EA038978B1 (en) | 2021-11-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3520108A4 (en) | A method of reading data from a memory device using dynamic redundancy registers | |
WO2014206356A3 (en) | System and method for extended peripheral component interconnect express fabrics | |
WO2014028109A3 (en) | Memory sharing via a unified memory architecture | |
EP3608788A4 (en) | Internal memory access method and computer system | |
WO2014152627A3 (en) | Error correction operations in a memory device | |
WO2015178987A3 (en) | Cryptographic protection of information in a processing system | |
EP2498183A3 (en) | Protecting guest virtual machine memory | |
BR112015010401A2 (en) | chip system, host device, and electronic device ". | |
IN2015DN02935A (en) | ||
JP2016150142A5 (en) | ||
WO2014105705A3 (en) | Flash memory using virtual physical addresses | |
GB2541038A (en) | Apparatus and method for managing virtual graphics processor unit | |
EP2879053A4 (en) | Virtual machine memory data migration method, related apparatus, and cluster system | |
WO2016048837A3 (en) | Host-managed non-volatile memory | |
GB2555340A (en) | Protection of sensitive data | |
EP3433742A4 (en) | Using multiple memory elements in an input-output memory management unit for performing virtual address to physical address translations | |
WO2016160238A3 (en) | Direct memory access descriptor processing | |
EP3211534A4 (en) | Data processing method, memory management unit and memory control device | |
WO2014182314A3 (en) | Acceleration of memory access | |
GB2549242A8 (en) | Storage system and control method for storage system | |
EP3791256A4 (en) | Latency indication in memory system or sub-system | |
EP2804109A3 (en) | Computer system, server module, and storage module | |
WO2016149086A3 (en) | Microcontroller device with multiple independent microcontrollers | |
EP3732574A4 (en) | Memory addressing methods and associated controller, memory device and host | |
EP3384384A4 (en) | Methods and devices for acquiring data using virtual machine and host machine |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 15845569 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 201700120 Country of ref document: EA |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 15845569 Country of ref document: EP Kind code of ref document: A1 |