WO2016046959A1 - 撮像方法および撮像装置 - Google Patents
撮像方法および撮像装置 Download PDFInfo
- Publication number
- WO2016046959A1 WO2016046959A1 PCT/JP2014/075655 JP2014075655W WO2016046959A1 WO 2016046959 A1 WO2016046959 A1 WO 2016046959A1 JP 2014075655 W JP2014075655 W JP 2014075655W WO 2016046959 A1 WO2016046959 A1 WO 2016046959A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- speed
- cmos image
- image sensor
- vertical synchronization
- phase
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 2
- 230000003287 optical effect Effects 0.000 claims abstract description 15
- 238000000926 separation method Methods 0.000 claims abstract description 15
- 238000003384 imaging method Methods 0.000 claims description 142
- 238000006243 chemical reaction Methods 0.000 claims description 13
- 238000005096 rolling process Methods 0.000 abstract description 6
- 238000010586 diagram Methods 0.000 description 14
- 230000000052 comparative effect Effects 0.000 description 12
- 238000005259 measurement Methods 0.000 description 6
- 230000002093 peripheral effect Effects 0.000 description 5
- 230000006870 function Effects 0.000 description 3
- 230000004075 alteration Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000010363 phase shift Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
- G02B27/10—Beam splitting or combining systems
- G02B27/1006—Beam splitting or combining systems for splitting or combining different wavelengths
- G02B27/1013—Beam splitting or combining systems for splitting or combining different wavelengths for colour or multispectral image sensors, e.g. splitting an image into monochromatic image components on respective sensors
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
- G02B27/10—Beam splitting or combining systems
- G02B27/1006—Beam splitting or combining systems for splitting or combining different wavelengths
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
- G02B27/10—Beam splitting or combining systems
- G02B27/1086—Beam splitting or combining systems operating by diffraction only
-
- G—PHYSICS
- G02—OPTICS
- G02B—OPTICAL ELEMENTS, SYSTEMS OR APPARATUS
- G02B27/00—Optical systems or apparatus not provided for by any of the groups G02B1/00 - G02B26/00, G02B30/00
- G02B27/10—Beam splitting or combining systems
- G02B27/14—Beam splitting or combining systems operating by reflection only
- G02B27/141—Beam splitting or combining systems operating by reflection only using dichroic mirrors
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/45—Cameras or camera modules comprising electronic image sensors; Control thereof for generating image signals from two or more image sensors being of different type or operating in different modes, e.g. with a CMOS sensor for moving images in combination with a charge-coupled device [CCD] for still images
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N23/00—Cameras or camera modules comprising electronic image sensors; Control thereof
- H04N23/80—Camera processing pipelines; Components thereof
- H04N23/84—Camera processing pipelines; Components thereof for processing colour signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/10—Circuitry of solid-state image sensors [SSIS]; Control thereof for transforming different wavelengths into image signals
- H04N25/11—Arrangement of colour filter arrays [CFA]; Filter mosaics
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/25—Arrangements specific to fibre transmission
- H04B10/2581—Multimode transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
- H04N1/46—Colour picture communication systems
- H04N1/50—Picture reproducers
- H04N1/502—Reproducing the colour component signals dot-sequentially or simultaneously in a single or in adjacent picture-element positions
Definitions
- the present disclosure relates to an imaging apparatus, and can be applied to an imaging apparatus having a function of converting and outputting a video signal from an imaging element, for example.
- a color TV camera is obtained by separating imaging light from a photographing lens into three colors of a red component, a green component, and a blue component by a color separation optical system, and imaging an object of each color component on an imaging device such as a CCD.
- a color TV image is produced by an electrical signal (for example, JP 2000-270340 A).
- the axial positions of the red image sensor and the blue image sensor are set to green for the typical value of axial chromatic aberration in order to facilitate the production of a zoom lens.
- the image is offset from the axial position of the image sensor and bonded to the color separation optical system. For this reason, when a zoom lens for three lenses is combined with a single-plate color image sensor via an adapter with a dummy glass for the color separation optical system, the red image sensor and the blue image sensor are equivalent to the typical value of axial chromatic aberration.
- the on-axis position is different from the on-axis position of the green image sensor, and the red and blue modulation degrees deteriorate.
- An object of the present disclosure is to provide an imaging technology with a small dynamic plane shutter distortion and a wide dynamic range even when a CMOS imaging device is used.
- focal plane shutter distortion can be reduced and the dynamic range can be widened.
- movement of the imaging device which concerns on a 2nd comparative example It is a block diagram which shows the circuit of the imaging device which concerns on a 1st Example. It is a block diagram which shows the circuit of the imaging device which concerns on a 2nd Example. It is a block diagram which shows the circuit of the imaging device which concerns on a 3rd Example. It is a block diagram which shows the circuit of the imaging device which concerns on a 4th Example. It is a block diagram which shows the circuit of the imaging device which concerns on a 1st comparative example. It is a block diagram which shows the circuit of the imaging device which concerns on a 2nd comparative example.
- a camera system 10 includes a lens 1 and an imaging device 2A.
- the imaging device 2A includes a blue (B) CMOS image sensor 3B, a green (G) CMOS image sensor 3G, a red (R) CMOS image sensor 3R, a CPU 6, a timing generation circuit (TG), and a frame speed.
- a video signal processing circuit 7 including conversion and a three-color separation optical system 8 are provided.
- the video signal processing circuit 7 includes an FPGA and a frame memory.
- the camera system 10 outputs an image having the same number of pixels as that of the image pickup on three RGB plates.
- the CMOS image sensor 3B images B at an integer N times the number of output video frames.
- the CMOS image sensor 3G images G at an integer M times the integer N + 1 or more of the number of output video frames.
- the CMOS image sensor 3R images R at an integer M times greater than or equal to an integer N + 1 of the number of output video frames.
- the TG of the video signal processing circuit 7 sets the vertical synchronization phase of the B, G, and R imaging frames to an even multiple speed so that the center phases of the B, G, and R imaging frames used for the output video are substantially the same vertical synchronization phase.
- the vertical synchronizing signal offset by approximately half of the vertical synchronizing period is generated. Vertical effective images of B, G, and R imaging frames having substantially the same vertical synchronization phase are used as output images.
- a configuration of a camera system according to the second embodiment will be described with reference to FIG. 1B.
- a camera system 20 according to the second embodiment includes a lens 1 and an imaging device 2B.
- the imaging device 2B includes a blue (B) CMOS image sensor 3B, a first green (G1) CMOS image sensor 3G1, a second green (G2) CMOS image sensor 3G1, and a red (R) CMOS.
- An image pickup device 3R, a CPU 6, a video signal processing circuit 4 including TG, frame speed conversion and interpolation processing, and a four-color separation optical system 5 are provided.
- the video signal processing circuit 4 includes an FPGA and a frame memory.
- the camera system 20 outputs an image having a pixel number that is twice as long and horizontal as that of the image pickup by four RG1G2B plates.
- the CMOS image sensor 3B images B at an integer N times the number of output video frames.
- the CMOS image sensor 3G1 images G1 at a speed that is an integer M times greater than or equal to an integer N + 1 of the number of output video frames.
- the CMOS image sensor 3G2 images G2 at a speed that is an integer M times greater than or equal to an integer N + 1 of the number of output video frames.
- the CMOS image sensor 3R images R at an integer M times greater than or equal to an integer N + 1 of the number of output video frames.
- the TG of the video signal processing circuit 4 performs vertical synchronization of the B, G1, G2, and R imaging frames so that the center phases of the B, G1, G2, and R imaging frames used for the output video are substantially the same vertical synchronization phase.
- a vertical synchronizing signal whose phase is offset by approximately half of the even-times vertical synchronizing period is generated.
- the vertical effective images of the B, G1, G2, and R imaging frames having substantially the same vertical synchronization phase are used as output images.
- the CMOS imaging element is not only a global shutter CMOS imaging element but also a focal plane shutter (also called a rolling shutter) CMOS.
- TG for generating and applying a vertical synchronization signal
- B a CMOS image sensor that images B at an integer N times the number of output video frames in synchronization with a vertical synchronization signal that is offset by approximately half of the even-speed vertical synchronization period
- C a CMOS image sensor that images G or (G1 and G2) at an integer M times greater than or equal to an integer N + 1 in synchronization with a non-offset vertical synchronization signal of an odd multiple speed vertical synchronization period
- D a CMOS image sensor that images R at an integer M times greater than or equal to an integer N + 1 in synchronization with a non-offset vertical synchronization signal of an odd-times vertical synchronization period
- E a video signal processing circuit including frame rate conversion means (frame memory);
- An imaging apparatus 2A1 according to the first example is an imaging apparatus used in the camera system 10 according to the first embodiment, and operates at a double speed, a triple speed G, and a constant speed B. As shown in FIG.
- the image pickup apparatus 2A1 includes a video signal processing circuit 7A including TG and frame speed conversion, a CMOS image pickup device (G CMOS image pickup device) 3G in which green (G) peripheral circuits are integrated, and red A CMOS image pickup device (R CMOS image pickup device) 3R integrated with (R) peripheral circuits and a CMOS image pickup device (B CMOS image pickup device) 3B integrated with blue (B) peripheral circuits are provided.
- the video signal processing circuit 7A includes an FPGA and a frame memory.
- the CMOS image sensor 3R inputs a double-speed clock ( ⁇ 2CLK), a double-speed horizontal synchronization signal ( ⁇ 2HD), and a double-speed vertical synchronization signal (Offset ⁇ 2VD) shifted in phase, and a double-speed video shifted in phase.
- a signal ( ⁇ 2RVi) is output.
- the CMOS image sensor 3G inputs a triple speed clock ( ⁇ 3CLK), a triple speed horizontal synchronization signal ( ⁇ 3HD), and a triple speed vertical synchronization signal ( ⁇ 3VD), and a triple speed video signal ( ⁇ 3GVi). Is output.
- the CMOS image sensor 3B receives a constant speed clock (CLK), a horizontal synchronization signal (HD), and a vertical synchronization signal (VD), and outputs a constant speed video signal (BVi).
- the video signal processing circuit 7A inputs a double-speed video signal ( ⁇ 2RVi), outputs a video signal (RVo), inputs a triple-speed video signal ( ⁇ 3GVi), outputs a video signal (GVo), and outputs at a constant speed.
- Video signal (BVi) is input and a video signal (BVo) is output.
- a vertical synchronization signal obtained by offsetting the vertical synchronization phase of the R imaging frame approximately half of the vertical synchronization period of double speed (even multiple speed) is input to the CMOS image sensor 3R, and is thus used for the output video.
- the center phases of the B, G, and R imaging frames are approximately the same vertical synchronization phase. If the video output vertical period is 24p (24 frames per second), the double-speed R imaging vertical period is 48p, the triple-speed G imaging vertical period is 72p, and the constant-speed B imaging vertical period is 24p. .
- G ⁇ 1 dB, R: +2.8 dB, B: +10 dB, where B is constant speed, R is double speed, and G is triple speed, G: +8 dB , R: +9 dB, B: +10 dB, and error is 2 dB, and the dynamic range is maximum. This is because the eye resolution is the lowest in blue, red is the next lowest, and green is higher.
- the image pickup apparatus may operate at a double speed of R, a triple speed of G1 and G2, and a constant speed of B.
- the image pickup apparatus generates a vertical synchronization pulse having a half-frame offset of the center phase at a double speed and a half frame offset at a double speed on the R CMOS image pickup device, and picks up an image at a double speed.
- a vertical sync pulse with the center phase aligned at 3x speed is generated and sent to the CMOS image sensor and imaged at 3x speed, and a vertical sync pulse with the center phase aligned at the same speed is generated on the B image sensor and sent at the same speed. To be done.
- the configuration and operation of the imaging apparatus according to the second example will be described with reference to FIGS. 3B and 2B.
- the image pickup apparatus 2B2 according to the second example is an image pickup apparatus used for the camera system 20 according to the second embodiment.
- the image pickup apparatus 2B operates at a double speed, G1 is double speed, G2 is double speed, and B is constant speed. To do.
- the image pickup apparatus 2B2 includes a CMOS image pickup device (CMOS image pickup of G1) in which a video signal processing circuit 4B including TG, frame speed conversion, and interpolation processing and a first green (G1) peripheral circuit are integrated.
- CMOS image pickup of G1 CMOS image pickup of G1 in which a video signal processing circuit 4B including TG, frame speed conversion, and interpolation processing and a first green (G1) peripheral circuit are integrated.
- CMOS image sensor 3G1 a CMOS image sensor (G2 CMOS image sensor) 3G2 in which peripheral circuits of the second green (G2) are integrated, an R CMOS image sensor 3R, and a B C or OS image sensor (B CMOS) Imaging device) 3B.
- the video signal processing circuit 4B is composed of an FPGA and a frame memory.
- the CMOS image sensor 3R inputs a double-speed clock ( ⁇ 2CLK), a double-speed horizontal synchronization signal ( ⁇ 2HD), and a double-speed vertical synchronization signal (Offset ⁇ 2VD) shifted in phase, and a double-speed video shifted in phase.
- a signal ( ⁇ 2RVi) is output.
- the CMOS image sensor 3G1 inputs a double-speed clock ( ⁇ 2CLK), a double-speed horizontal synchronization signal ( ⁇ 2HD), and a double-speed vertical synchronization signal (Offset ⁇ 2VD) with a phase shift, and a double-speed video with a phase shift.
- a signal ( ⁇ 2G1Vi) is output.
- the CMOS image sensor 3G2 inputs a double-speed clock ( ⁇ 2CLK), a double-speed horizontal synchronization signal ( ⁇ 2HD), and a double-speed vertical synchronization signal (Offset ⁇ 2VD) shifted in phase, and a double-speed video shifted in phase.
- a signal ( ⁇ 2G2Vi) is output.
- the CMOS image sensor 3B receives a constant speed clock (CLK), a horizontal synchronization signal (HD), and a vertical synchronization signal (VD), and outputs a constant speed video signal (BVi).
- the video signal processing circuit 4B inputs a double-speed video signal ( ⁇ 2RVi) and outputs a video signal (RVo), and inputs a double-speed video signal ( ⁇ 2G1Vi) and a double-speed video signal ( ⁇ 2G2Vi).
- GVo is output, a constant-speed video signal (BVi) is input, and a video signal (BVo) is output.
- a vertical synchronization signal in which the vertical synchronization phase of the R imaging frame is offset by approximately half of the vertical synchronization period of double speed (even multiple speed) is input to the CMOS image sensor 3R, and vertical synchronization of the G1 imaging frame is performed.
- a vertical synchronization signal whose phase is offset by approximately half of the vertical synchronization period of double speed (even speed) is input to the CMOS image sensor 3G1, and the vertical synchronization phase of the G2 imaging frame is approximately half of the double speed (even speed) vertical synchronization period.
- the center phases of the G and R imaging frames including B and G1G2 used for the output video are substantially the same vertical synchronization phase.
- the video output vertical period is 60p (60 frames per second)
- the double-speed R imaging vertical period is 120p
- the double-speed G1 imaging vertical period is 120p
- the double-speed G2 imaging vertical period is 120p, constant speed.
- the imaging vertical period of B is 60p. From the actual measurement values of the CMOS image sensor, G1: 5 dB, G1: 5 dB, R: +2.8 dB
- B is constant speed
- R is double speed
- G1 is double speed
- G2 is double speed.
- the dynamic range is maximum with G: +11 dB, R: +9 dB, B: +10 dB and an error of 2 dB. This takes advantage of the lowest blue resolution of the eyes.
- the imaging apparatus according to the second example may operate at a double speed, R is double speed, and B is constant speed.
- the image pickup apparatus generates a vertical synchronization pulse with a half-frame offset of the center phase at a double speed and a half frame offset at a double speed on the R CMOS image pickup device, and picks up an image at a double speed.
- the imaging device 2A3 according to the third example is an imaging device used in the camera system 10 according to the first embodiment, and operates at a triple speed of R, a quadruple speed of G, and a double speed of B.
- the imaging device 2A3 includes a video signal processing circuit 7C including TG and frame rate conversion, a G CMOS imaging device 3G, an R CMOS imaging device 3R, and a B CMOS imaging device 3B.
- the video signal processing circuit 7C is composed of an FPGA and a frame memory.
- the CMOS image sensor 3R receives a 3 ⁇ speed clock ( ⁇ 3CLK), a 3 ⁇ speed horizontal synchronization signal ( ⁇ 3HD), and a 3 ⁇ speed vertical synchronization signal ( ⁇ 3VD), and inputs a 3 ⁇ speed video signal ( ⁇ 3RVi). Is output.
- the CMOS image sensor 3G receives a quadruple-speed clock ( ⁇ 4CLK), a quadruple-speed horizontal sync signal ( ⁇ 4HD), and a quadruple-speed vertical sync signal (Offset ⁇ 4VD) shifted in phase, and shifted the phase.
- a quadruple speed video signal ( ⁇ 4 GVi) is output.
- the CMOS image sensor 3B receives a double-speed clock ( ⁇ 2CLK), a double-speed horizontal synchronization signal ( ⁇ 2HD), and a double-speed vertical synchronization signal (Offset ⁇ 2VD) shifted in phase, and shifted the phase.
- a double-speed video signal ( ⁇ 2BVi) is output.
- the video signal processing circuit 7C inputs a 3 ⁇ speed video signal ( ⁇ 3 RVi), outputs a video signal (RVo), inputs a 4 ⁇ speed video signal ( ⁇ 4 GVi), outputs a video signal (GVo), and outputs 2
- a double-speed video signal ( ⁇ 2BVi) is input and a video signal (BVo) is output.
- a vertical synchronization signal in which the vertical synchronization phase of the G imaging frame is offset by approximately half of the vertical synchronization period of quadruple speed (even number speed) is input to the CMOS image sensor 3G, and the vertical of the B imaging frame is vertical. Since the vertical synchronization signal whose synchronization phase is offset by approximately half of the vertical synchronization cycle of double speed (even multiple speed) is input to the CMOS image sensor 3B, the center phases of the B, G, and R imaging frames used for the output video are Approximately the same vertical sync phase.
- the video output vertical period is 24p (24 frames per second)
- the 3 ⁇ speed R imaging vertical period is 72p
- the 4 ⁇ speed G imaging vertical period is 96p
- the 2 ⁇ speed B imaging vertical period is 48p. is there.
- G -1dB
- R + 2.8dB
- B + 10dB
- B 2 times speed
- R 3 times speed
- G 4 times speed
- the maximum dynamic range It is. This is because the eye resolution is the lowest in blue, red is the next lowest, and green is higher.
- the imaging apparatus according to the third example may be operated at 3 times the speed of R, 4 times the speed of G, and 2 times the speed of B.
- the image pickup apparatus generates a vertical synchronizing pulse having a center phase aligned at a triple speed on an R CMOS image pickup device and picks up an image at triple speed, and quadruple speed on a G1 and G2 or G CMOS image pickup device. Generates a vertical sync pulse with a center phase offset of approximately 4x half frame and sends it to capture images at 4x speed, and generates a vertical sync pulse with a Bx CMOS image sensor with a center phase offset at approximately 2x speed and a half frame offset. The image is taken at double feed speed.
- the configuration and operation of the imaging apparatus according to the fourth example will be described with reference to FIGS. 3D and 2D.
- the image pickup apparatus 2B4 according to the fourth example is an image pickup apparatus used in the camera system 20 according to the second embodiment.
- the image pickup apparatus 2B4 operates at a quadruple speed, G1 is quadruple speed, G2 is quadruple speed, and B is double speed.
- the imaging device 2B4 includes a video signal processing circuit 4D including TG, frame rate conversion, and interpolation processing, a G1 CMOS imaging device 3G1, a G2 CMOS imaging device 3G2, and an R CMOS imaging device. 3R and B CMOS image sensor 3B.
- the video signal processing circuit 4D is composed of an FPGA and a frame memory.
- the CMOS image sensor 3R inputs a quadruple-speed clock ( ⁇ 4CLK), a quadruple-speed horizontal sync signal ( ⁇ 4HD), and a quadruple-speed vertical sync signal (Offset ⁇ 4VD) shifted in phase, and shifts the phase.
- a quadruple-speed video signal ( ⁇ 4 RVi) is output.
- the CMOS image sensor 3G1 inputs a quadruple-speed clock ( ⁇ 4CLK), a quadruple-speed horizontal sync signal ( ⁇ 4HD), and a quadruple-speed vertical sync signal (Offset ⁇ 4VD) shifted in phase, and shifts the phase.
- a 4 ⁇ video signal ( ⁇ 4G1Vi) is output.
- the CMOS image sensor 3G2 inputs a quadruple-speed clock ( ⁇ 4CLK), a double-speed horizontal sync signal ( ⁇ 4HD), and a double-speed vertical sync signal (Offset ⁇ 4VD) shifted in phase, and a quadruple-speed shifted in phase.
- Video signal ( ⁇ 4G2Vi).
- the CMOS image sensor 3B receives a double-speed clock ( ⁇ 2CLK), a double-speed horizontal synchronization signal ( ⁇ 2HD), and a double-speed vertical synchronization signal (Offset ⁇ 2VD) shifted in phase, and shifted the phase.
- a double-speed video signal ( ⁇ 2BVi) is output.
- the video signal processing circuit 4D inputs a 4 ⁇ video signal ( ⁇ 4RVi) and outputs a video signal (RVo), and inputs a 4 ⁇ video signal ( ⁇ 4G1Vi) and a 4 ⁇ video signal ( ⁇ 4G2Vi).
- a video signal (GVo) is output, a double-speed video signal ( ⁇ 2BVi) is input, and a video signal (BVo) is output.
- a vertical synchronization signal in which the vertical synchronization phase of the R imaging frame is offset by approximately half of the vertical synchronization period of quadruple speed (even number speed) is input to the CMOS image sensor 3R, and the vertical of the G1 imaging frame is vertical.
- a vertical synchronization signal obtained by offsetting the synchronization phase by about half of the vertical synchronization period of quadruple speed (even multiple speed) is input to the CMOS image sensor 3G1, and the vertical synchronization phase of the G2 imaging frame is quadruple speed (even multiple speed) vertical synchronization period.
- the center phases of the G and R imaging frames including B and G1G2 used for the output video are substantially the same vertical synchronization phase. If the video output vertical period is 24 p (24 frames per second), the quadruple-speed R imaging vertical period is 96 p, the quadruple-speed G1 imaging vertical period is 96 p, and the quadruple-speed G2 imaging vertical period is 95 p.
- the double-speed B imaging vertical period is 48p.
- the imaging apparatus according to the fourth example may be operated at 4 times the speed of R, 4 times the speed of G1, 4 times the speed of G2, and 2 times the speed of B. Good.
- the image pickup apparatus generates a vertical synchronization pulse in which the center phase is offset at a quadruple speed and a half-frame offset of approximately four times the center phase on the R CMOS image pickup device, picks up an image at the quadruple speed, and captures G1, G2, or G
- a vertical synchronization pulse with a center phase offset at about 4 ⁇ speed and a half frame offset at about 4 ⁇ speed is generated and sent to the CMOS image sensor and imaged at 4 ⁇ speed, and the center phase at the 2 ⁇ speed is approximately half speed at the B CMOS image sensor.
- An offset vertical synchronizing pulse is generated and sent at a double speed.
- the imaging device 2AR1 according to the first comparative example is an imaging device used in the camera system 10 according to the third embodiment, and operates at a double speed, R is double speed, and B is double speed.
- the imaging device 2AR1 includes a video signal processing circuit 7E including TG and frame rate conversion, a G CMOS imaging device 3G, an R CMOS imaging device 3R, and a B CMOS imaging device 3B.
- the video signal processing circuit 7E is composed of an FPGA and a frame memory.
- the CMOS image sensor 3R inputs a double-speed clock ( ⁇ 2CLK), a double-speed horizontal synchronization signal ( ⁇ 2HD), and a double-speed vertical synchronization signal (Offset ⁇ 2VD) shifted in phase, and shifts the phase.
- a double-speed video signal (Offset ⁇ 2RVi) is output.
- the CMOS image sensor 3G inputs a double-speed clock ( ⁇ 2CLK), a double-speed horizontal synchronization signal ( ⁇ 2HD), and a double-speed vertical synchronization signal (Offset ⁇ 2VD) shifted in phase, and shifted the phase.
- a double-speed video signal ( ⁇ 2 GVi) is output.
- the CMOS image sensor 3B receives a double-speed clock ( ⁇ 2CLK), a double-speed horizontal synchronization signal ( ⁇ 2HD), and a double-speed vertical synchronization signal (Offset ⁇ 2VD) shifted in phase, and shifted the phase.
- a double-speed video signal ( ⁇ 2BVi) is output.
- the video signal processing circuit 7E inputs a double speed video signal ( ⁇ 2RVi), outputs a video signal (RVo), inputs a double speed video signal ( ⁇ 2GVi), outputs a video signal (GVo), and outputs 2
- a double-speed video signal ( ⁇ 2BVi) is input and a video signal (BVo) is output.
- a vertical synchronization signal in which the vertical synchronization phase of the R imaging frame is offset by approximately half of the vertical synchronization period of double speed (even number speed) is input to the CMOS image sensor 3R, and the vertical of the G imaging frame is vertical.
- a vertical synchronization signal with the synchronization phase offset by approximately half of the vertical synchronization period of double speed (even speed) is input to the CMOS image sensor 3G, and the vertical synchronization phase of the B imaging frame is set to double speed (even speed).
- the center phases of the B, G, and R imaging frames used for the output video are substantially the same vertical synchronization phase.
- the double-speed R imaging vertical period is 120 p
- the double-speed G imaging vertical period is 120 p
- the double-speed B imaging vertical period is 120 p. is there.
- G -1 dB
- R +2.8 dB
- B +10 dB
- the configuration and operation of the imaging apparatus according to the second comparative example (Comparative Example 2) will be described with reference to FIGS. 3F and 2F.
- the image pickup apparatus 2BR2 according to the fourth example is an image pickup apparatus used for the camera system 20 according to the second embodiment, and R operates at a triple speed, G1 at a triple speed, G2 at a triple speed, and B at a constant speed. To do.
- the imaging device 2BR2 includes a video signal processing circuit 4F including TG, frame rate conversion, and interpolation processing, a G1 CMOS imaging device 3G1, a G2 CMOS imaging device 3G2, and an R CMOS imaging device. 3R and B CMOS image sensor 3B.
- the video signal processing circuit 4F includes an FPGA and a frame memory.
- the CMOS image sensor 3R receives a 3 ⁇ speed clock ( ⁇ 3CLK), a 3 ⁇ speed horizontal synchronization signal ( ⁇ 3HD), and a 3 ⁇ speed vertical synchronization signal ( ⁇ 3VD), and inputs a 3 ⁇ speed video signal ( ⁇ 3RVi). Is output.
- the CMOS image sensor 3G1 inputs a 3 ⁇ speed clock ( ⁇ 3CLK), a 3 ⁇ speed horizontal synchronization signal ( ⁇ 3HD), and a 3 ⁇ speed vertical synchronization signal ( ⁇ 3VD), and inputs a 3 ⁇ speed video signal ( ⁇ 3G1Vi). Is output.
- the CMOS image sensor 3G2 inputs a 3 ⁇ speed clock ( ⁇ 3CLK), a 3 ⁇ speed horizontal synchronization signal ( ⁇ 3HD), and a 3 ⁇ speed vertical synchronization signal ( ⁇ 3VD), and inputs a 3 ⁇ speed video signal ( ⁇ 3G2Vi). Is output.
- the CMOS image sensor 3B receives a constant speed clock (CLK), a constant speed horizontal synchronization signal (HD), and a constant speed vertical synchronization signal (VD), and outputs a constant speed video signal (BVi).
- the video signal processing circuit 4F inputs a 3 ⁇ speed video signal ( ⁇ 3RVi), outputs a video signal (RVo), and inputs a 3 ⁇ speed video signal ( ⁇ 3G1Vi) and a 3 ⁇ speed video signal ( ⁇ 3G2Vi).
- a video signal (GVo) is output, a constant-speed video signal (BVi) is input, and a video signal (BVo) is output.
- a vertical synchronization signal that is not offset which is approximately half of the vertical synchronization phase of the triple imaging speed (odd multiple speed)
- the vertical imaging phase of the G1 imaging frame is vertical.
- a vertical synchronization signal without offset which is approximately half of the vertical synchronization period of the triple speed (odd multiple speed)
- the vertical synchronization phase of the G2 imaging frame is set to the triple speed (odd multiple speed) vertical synchronization period.
- the vertical synchronization signal of the B image pickup frame is set to the CMOS image pickup device which is not offset and is approximately half of the vertical synchronization period of the constant speed (odd multiple speed). Since the signals are input to 3B, the center phases of the G and R imaging frames including B and G1G2 used for the output video are substantially the same vertical synchronization phase. If the video output vertical period is 24p (24 frames per second), the 3 ⁇ R imaging vertical period is 72p, the 3 ⁇ G1 imaging vertical period is 72p, and the 3 ⁇ speed G2 imaging vertical period is 72p. The imaging vertical period of B at constant speed is 24p.
- G1 5 dB
- B +10 dB
- B is constant speed
- R triple speed
- G1 triple speed
- G2 triple speed
- B +10 dB
- 4 dB error 2 dB degradation from maximum dynamic range, but acceptable.
- CMOS imaging device 3G1 First green (G1) CMOS imaging device 3G2: Second green (G2) CMOS imaging device 3G : Green (G) CMOS image sensor 3R: Red (R) CMOS image sensor 3B: Blue (B) CMOS image sensor 4, 4B, 4D, 4F: Video signal processing circuit 5: Four color separation optical system 6: CPU 7, 7A, 7C, 7E: Video signal processing circuit 8: Three-color separation optical system 10: Camera system 20: Camera system
Abstract
Description
そのため、3枚用ズームレンズを色分解光学系分のダミーガラス付のアダプタを介して、単板カラー撮像素子と組み合わせると、軸上色収差の典型値分、赤の撮像素子と青の撮像素子の軸上位置を緑の撮像素子の軸上位置が異なり、赤と青の変調度が劣化する。
本開示の課題は、CMOS撮像素子を用いてもフォーカルプレーンシャッタ歪が少なく、ダイナミックレンジが広い撮像技術を提供することにある。
すなわち、色分解光学系と3ケ以上の(ローリングシャッタ)CMOS撮像素子を有する撮像装置の撮像方法は、(a)Bを出力映像コマ数の整数N倍の速度で撮像し、G又は(G1及びG2)を整数N+1以上の整数M倍で撮像し、Rを整数N+1以上の整数M倍で撮像し、(b)出力映像に用いるB及びG及びR、又はB及びG1及びG2及びRの撮像コマの中心位相が概略同一垂直同期位相になるように、B及びG及びR、又はB及びG1及びG2及びRの撮像コマの垂直同期位相を偶数倍速の垂直同期周期の概略半分のオフセットし、(c)概略同一垂直同期位相のB及びG及びR、又はB及びG1及びG2及びRの撮像コマの垂直有効映像を出力映像に用いる。
CMOS撮像素子3Bは、Bを出力映像コマ数の整数N倍の速度で撮像する。CMOS撮像素子3Gは、Gを出力映像コマ数の整数N+1以上の整数M倍の速度で撮像する。CMOS撮像素子3Rは、Rを出力映像コマ数の整数N+1以上の整数M倍の速度で撮像する。映像信号処理回路7のTGは、出力映像に用いるB及びG及びRの撮像コマの中心位相が概略同一垂直同期位相になるように、B及G及びRの撮像コマの垂直同期位相を偶数倍速の垂直同期周期の概略半分のオフセットした垂直同期信号を生成する。概略同一垂直同期位相のB及びG及びRの撮像コマの垂直有効映像を出力映像に用いる。
CMOS撮像素子3Bは、Bを出力映像コマ数の整数N倍の速度で撮像する。CMOS撮像素子3G1は、G1を出力映像コマ数の整数N+1以上の整数M倍の速度で撮像する。CMOS撮像素子3G2は、G2を出力映像コマ数の整数N+1以上の整数M倍の速度で撮像する。CMOS撮像素子3Rは、Rを出力映像コマ数の整数N+1以上の整数M倍の速度で撮像する。映像信号処理回路4のTGは、出力映像に用いるB及びG1及びG2及びRの撮像コマの中心位相が概略同一垂直同期位相になるように、B及G1及びG2及びRの撮像コマの垂直同期位相を偶数倍速の垂直同期周期の概略半分のオフセットした垂直同期信号を生成する。概略同一垂直同期位相のB及びG1及びG2及びRの撮像コマの垂直有効映像を出力映像に用いる。
(a)Bを出力映像コマ数の整数N倍の速度で撮像し、G又は(G1及びG2)を整数N+1以上の整数M倍で撮像し、Rを整数N+1以上の整数M倍で撮像し、
(b)出力映像に用いるB及びG及びR、又はB及びG1及びG2及びRの撮像コマの中心位相が概略同一垂直同期位相になるように、B及びG及びR、又はB及びG1及びG2及びRの撮像コマの垂直同期位相を偶数倍速の垂直同期周期の概略半分のオフセットし、
(c)概略同一垂直同期位相のB及びG及びR、又はB及びG1及びG2及びRの撮像コマの垂直有効映像を出力映像に用いる。
(a)B及びG及びR、又はB及びG1及びG2及びRの撮像コマの垂直同期位相を偶数倍速の垂直同期周期の概略半分のオフセットした垂直同期信号と奇数倍速の垂直同期周期のオフセットしない垂直同期信号とを生成し印加する手段(TG)と、
(b)偶数倍速の垂直同期周期の概略半分のオフセットした垂直同期信号に同期してBを出力映像コマ数の整数N倍の速度で撮像するCMOS撮像素子と、
(c)奇数倍速の垂直同期周期のオフセットしない垂直同期信号に同期してG又は(G1及びG2)を整数N+1以上の整数M倍で撮像するCMOS撮像素子と、
(d)奇数倍速の垂直同期周期のオフセットしない垂直同期信号に同期してRを整数N+1以上の整数M倍で撮像するCMOS撮像素子と、
(e)コマ速度度変換手段(フレームメモリ)含む映像信号処理回路と、
を有する。
図3Aに示すように、撮像装置2A1はTGとコマ速度変換とを含む映像信号処理回路7Aと、緑(G)の周辺回路を集積したCMOS撮像素子(GのCMOS撮像素子)3Gと、赤(R)の周辺回路を集積したCMOS撮像素子(RのCMOS撮像素子)3Rと、青(B)の周辺回路を集積したCMOS撮像素子(BのCMOS撮像素子)3Bとを備える。映像信号処理回路7AはFPGAとフレームメモリとで構成される。
CMOS撮像素子3Rは、倍速のクロック(×2CLK)と倍速の水平同期信号(×2HD)と位相をずらした倍速の垂直同期信号(Offset×2VD)とを入力し、位相をずらした倍速の映像信号(×2RVi)を出力する。CMOS撮像素子3Gは、三倍速のクロック(×3CLK)と三倍速の水平同期信号(×3HD)と三倍速の垂直同期信号(×3VD)とを入力し、三倍速の映像信号(×3GVi)を出力する。CMOS撮像素子3Bは、等速のクロック(CLK)と水平同期信号(HD)と垂直同期信号(VD)とを入力し、等速の映像信号(BVi)を出力する。映像信号処理回路7Aは、倍速の映像信号(×2RVi)を入力し映像信号(RVo)を出力し、三倍速の映像信号(×3GVi)を入力し映像信号(GVo)を出力し、等速の映像信号(BVi)を入力し映像信号(BVo)を出力する。
CMOS撮像素子の実測からの換算で、G:-1dB、R:+2.8dB、B:+10dB、であるものが、Bを等速、Rを2倍速、Gを3倍速とすると、G:+8dB、R:+9dB、B:+10dBと誤差2dBでダイナミックレンジ最大である。これは、目の解像度は青が最も低く、赤が次に低く、緑が高いことを利用したものである。
図3Bに示すように、撮像装置2B2はTGとコマ速度変換と補間処理とを含む映像信号処理回路4Bと、第1の緑(G1)の周辺回路を集積したCMOS撮像素子(G1のCMOS撮像素子)3G1と、第2の緑(G2)の周辺回路を集積したCMOS撮像素子(G2のCMOS撮像素子)3G2と、RのCMOS撮像素子3Rと、BのCだいいちOS撮像素子(BのCMOS撮像素子)3Bとを備える。映像信号処理回路4BはFPGAとフレームメモリとで構成される。
CMOS撮像素子3Rは、倍速のクロック(×2CLK)と倍速の水平同期信号(×2HD)と位相をずらした倍速の垂直同期信号(Offset×2VD)とを入力し、位相をずらした倍速の映像信号(×2RVi)を出力する。CMOS撮像素子3G1は、倍速のクロック(×2CLK)と倍速の水平同期信号(×2HD)と位相をずらした倍速の垂直同期信号(Offset×2VD)とを入力し、位相をずらした倍速の映像信号(×2G1Vi)を出力する。CMOS撮像素子3G2は、倍速のクロック(×2CLK)と倍速の水平同期信号(×2HD)と位相をずらした倍速の垂直同期信号(Offset×2VD)とを入力し、位相をずらした倍速の映像信号(×2G2Vi)を出力する。CMOS撮像素子3Bは、等速のクロック(CLK)と水平同期信号(HD)と垂直同期信号(VD)とを入力し、等速の映像信号(BVi)を出力する。映像信号処理回路4Bは、倍速の映像信号(×2RVi)を入力し映像信号(RVo)を出力し、倍速の映像信号(×2G1Vi)および倍速の映像信号(×2G2Vi)を入力し映像信号(GVo)を出力し、等速の映像信号(BVi)を入力し映像信号(BVo)を出力する。
CMOS撮像素子の実測値の、G1:5dB、G1:5dB、R:+2.8dB、B:+10dB、から、Bを等速、Rを2倍速、G1を2倍速、G2を2倍速とすると、G:+11dB、R:+9dB、B:+10dBと誤差2dBでダイナミックレンジ最大である。これは、目の解像度は青が最も低いことを利用したものである。
図3Cに示すように、撮像装置2A3はTGとコマ速度変換とを含む映像信号処理回路7Cと、GのCMOS撮像素子3Gと、RのCMOS撮像素子3Rと、BのCMOS撮像素子3Bとを備える。映像信号処理回路7CはFPGAとフレームメモリとで構成される。
CMOS撮像素子3Rは、3倍速のクロック(×3CLK)と3倍速の水平同期信号(×3HD)と3倍速の垂直同期信号(×3VD)とを入力し、3倍速の映像信号(×3RVi)を出力する。CMOS撮像素子3Gは、4倍速のクロック(×4CLK)と4倍速の水平同期信号(×4HD)と位相をずらした4倍速の垂直同期信号(Offset×4VD)とを入力し、位相をずらした4倍速の映像信号(×4GVi)を出力する。CMOS撮像素子3Bは、2倍速のクロック(×2CLK)と2倍速の水平同期信号(×2HD)と位相をずらした2倍速の垂直同期信号(Offset×2VD)とを入力し、位相をずらした2倍速の映像信号(×2BVi)を出力する。映像信号処理回路7Cは、3倍速の映像信号(×3RVi)を入力し映像信号(RVo)を出力し、4倍速の映像信号(×4GVi)を入力し映像信号(GVo)を出力し、2倍速の映像信号(×2BVi)を入力し映像信号(BVo)を出力する。
CMOS撮像素子の実測からの換算で、G:-1dB、R:+2.8dB、B:+10dB、であるものが、Bを2倍速、Rを3倍速、Gを4倍速とすると、ダイナミックレンジ最大である。これは、目の解像度は青が最も低く、赤が次に低く、緑が高いことを利用したものである。
図3Dに示すように、撮像装置2B4はTGとコマ速度変換と補間処理とを含む映像信号処理回路4Dと、G1のCMOS撮像素子3G1と、G2のCMOS撮像素子3G2と、RのCMOS撮像素子3Rと、BのCMOS撮像素子3Bとを備える。映像信号処理回路4DはFPGAとフレームメモリとで構成される。
CMOS撮像素子3Rは、4倍速のクロック(×4CLK)と4倍速の水平同期信号(×4HD)と位相をずらした4倍速の垂直同期信号(Offset×4VD)とを入力し、位相をずらした4倍速の映像信号(×4RVi)を出力する。CMOS撮像素子3G1は、4倍速のクロック(×4CLK)と4倍速の水平同期信号(×4HD)と位相をずらした4倍速の垂直同期信号(Offset×4VD)とを入力し、位相をずらした4倍速の映像信号(×4G1Vi)を出力する。CMOS撮像素子3G2は、4倍速のクロック(×4CLK)と倍速の水平同期信号(×4HD)と位相をずらした倍速の垂直同期信号(Offset×4VD)とを入力し、位相をずらした4倍速の映像信号(×4G2Vi)を出力する。CMOS撮像素子3Bは、2倍速のクロック(×2CLK)と2倍速の水平同期信号(×2HD)と位相をずらした2倍速の垂直同期信号(Offset×2VD)とを入力し、位相をずらした2倍速の映像信号(×2BVi)を出力する。映像信号処理回路4Dは、4倍速の映像信号(×4RVi)を入力し映像信号(RVo)を出力し、4倍速の映像信号(×4G1Vi)および4倍速の映像信号(×4G2Vi)を入力し映像信号(GVo)を出力し、2倍速の映像信号(×2BVi)を入力し映像信号(BVo)を出力する。
CMOS撮像素子の実測値の、G1:5dB、G1:5dB、R:+2.8dB、B:+10dB、から、Bを等速、Rを2倍速、G1を2倍速、G2を2倍速とすると、ダイナミックレンジ最大である。これは、目の解像度は青が最も低いことを利用したものである。
第一の比較例(比較例1)に係る撮像装置の構成と動作について図3Eおよび図2Eを用いて説明する。第一の比較例に係る撮像装置2AR1は第三の実施の形態に係るカメラシステム10に用いられる撮像装置で、Rが2倍速、Gが2倍速、Bが2倍速で動作する。
図3Eに示すように、撮像装置2AR1はTGとコマ速度変換とを含む映像信号処理回路7Eと、GのCMOS撮像素子3Gと、RのCMOS撮像素子3Rと、BのCMOS撮像素子3Bとを備える。映像信号処理回路7EはFPGAとフレームメモリとで構成される。
CMOS撮像素子3Rは、2倍速のクロック(×2CLK)と2倍速の水平同期信号(×2HD)と位相をずらした2倍速の垂直同期信号(Offset×2VD)とを入力し、位相をずらした2倍速の映像信号(Offset×2RVi)を出力する。CMOS撮像素子3Gは、2倍速のクロック(×2CLK)と2倍速の水平同期信号(×2HD)と位相をずらした2倍速の垂直同期信号(Offset×2VD)とを入力し、位相をずらした2倍速の映像信号(×2GVi)を出力する。CMOS撮像素子3Bは、2倍速のクロック(×2CLK)と2倍速の水平同期信号(×2HD)と位相をずらした2倍速の垂直同期信号(Offset×2VD)とを入力し、位相をずらした2倍速の映像信号(×2BVi)を出力する。映像信号処理回路7Eは、2倍速の映像信号(×2RVi)を入力し映像信号(RVo)を出力し、2倍速の映像信号(×2GVi)を入力し映像信号(GVo)を出力し、2倍速の映像信号(×2BVi)を入力し映像信号(BVo)を出力する。
CMOS撮像素子の実測からの換算で、G:-1dB、R:+2.8dB、B:+10dB、であるものが、Bを2倍速、Rを2倍速、Gを2倍速とすると、誤差11dBでダイナミックレンジは改善しない。
第二の比較例(比較例2)に係る撮像装置の構成と動作について図3Fおよび図2Fを用いて説明する。第四の実施例に係る撮像装置2BR2は第二の実施の形態に係るカメラシステム20に用いられる撮像装置で、Rが3倍速、G1が3倍速、G2が3倍速、Bが等速で動作する。
図3Fに示すように、撮像装置2BR2はTGとコマ速度変換と補間処理とを含む映像信号処理回路4Fと、G1のCMOS撮像素子3G1と、G2のCMOS撮像素子3G2と、RのCMOS撮像素子3Rと、BのCMOS撮像素子3Bとを備える。映像信号処理回路4FはFPGAとフレームメモリとで構成される。
CMOS撮像素子3Rは、3倍速のクロック(×3CLK)と3倍速の水平同期信号(×3HD)と3倍速の垂直同期信号(×3VD)とを入力し、3倍速の映像信号(×3RVi)を出力する。CMOS撮像素子3G1は、3倍速のクロック(×3CLK)と3倍速の水平同期信号(×3HD)と3倍速の垂直同期信号(×3VD)とを入力し、3倍速の映像信号(×3G1Vi)を出力する。CMOS撮像素子3G2は、3倍速のクロック(×3CLK)と3倍速の水平同期信号(×3HD)と3倍速の垂直同期信号(×3VD)とを入力し、3倍速の映像信号(×3G2Vi)を出力する。CMOS撮像素子3Bは、等速のクロック(CLK)と等速の水平同期信号(HD)と等速の垂直同期信号(VD)とを入力し、等速の映像信号(BVi)を出力する。映像信号処理回路4Fは、3倍速の映像信号(×3RVi)を入力し映像信号(RVo)を出力し、3倍速の映像信号(×3G1Vi)および3倍速の映像信号(×3G2Vi)を入力し映像信号(GVo)を出力し、等速の映像信号(BVi)を入力し映像信号(BVo)を出力する。
CMOS撮像素子の実測値の、G1:5dB、G1:5dB、R:+2.8dB、B:+10dB、から、Bを等速、Rを3倍速、G1を3倍速、G2を3倍速とすると、G1:+14dB、G2:+14dB、R:+13dB、B:+10dB、誤差4dBでダイナミックレンジ最大から2dB劣化であるが許容範囲である。
2A,2A1,2A3,2AR1:撮像装置
2B,2B2,2B4,2BR2:撮像装置
3G1:第1の緑(G1)のCMOS撮像素子
3G2:第2の緑(G2)のCMOS撮像素子
3G:緑(G)のCMOS撮像素子
3R:赤(R)のCMOS撮像素子
3B:青(B)のCMOS撮像素子
4,4B,4D,4F:映像信号処理回路
5:4色分解光学系
6:CPU
7,7A,7C,7E:映像信号処理回路
8:3色分解光学系
10:カメラシステム
20:カメラシステム
Claims (4)
- 色分解光学系と3ケ以上のCMOS撮像素子を有する撮像装置において、
Bを出力映像コマ数の整数N倍の速度で撮像し、G又は(G1及びG2)を整数N+1以上の整数M倍で撮像し、Rを整数N+1以上の整数M倍で撮像し、
出力映像に用いるB及びG及びR、又はB及びG1及びG2及びRの撮像コマの中心位相が概略同一垂直同期位相になるように、B及びG及びR、又はB及びG1及びG2及びRの撮像コマの垂直同期位相を偶数倍速の垂直同期周期の概略半分のオフセットし、
概略同一垂直同期位相のB及びG及びR、又はB及びG1及びG2及びRの撮像コマの垂直有効映像を出力映像に用いる、
撮像方法。 - 請求項1において、
(a)RのCMOS撮像素子に2倍速で中心位相を概略2倍速の半コマオフセットした垂直同期パルスを生成し送り2倍速で撮像し、G1およびG2またはGのCMOS撮像素子に3倍速で中心位相をそろえた垂直同期パルスを生成し送り3倍速で撮像し、BのCMOS撮像素子に等速で中心位相をそろえた垂直同期パルスを生成し送り等速で撮像することと、
(b)RのCMOS撮像素子に2倍速で中心位相を概略2倍速の半コマオフセットした垂直同期パルスを生成し送り2倍速で撮像し、G1及びG2又はGのCMOS撮像素子に2倍速で中心位相を概略2倍速の半コマオフセットした垂直同期パルスを生成し送り2倍速で撮像し、BのCMOS撮像素子に等速で中心位相をそろえた垂直同期パルスを生成し送り等速で撮像することと、
(c)RのCMOS撮像素子に3倍速で中心位相をそろえた垂直同期パルスを生成し送り3倍速で撮像し、G1及びG2又はGのCMOS撮像素子に4倍速で中心位相を概略4倍速の半コマオフセットした垂直同期パルスを生成し送り4倍速で撮像し、BのCMOS撮像素子に2倍速で中心位相を概略2倍速の半コマオフセットした垂直同期パルスを生成し送り2倍速で撮像することと、
(d)RのCMOS撮像素子に4倍速で中心位相を概略4倍速の半コマオフセットした垂直同期パルスを生成し送り4倍速で撮像し、G1及びG2又はGのCMOS撮像素子とに4倍速で中心位相を概略4倍速の半コマオフセットした垂直同期パルスを生成し送り4倍速で撮像し、BのCMOS撮像素子に2倍速で中心位相を概略2倍速の半コマオフセットした垂直同期パルスを生成し送り2倍速で撮像することと、
のいずれか一つを行う撮像方法。 - 色分解光学系と3ケ以上のフォーカルプレーンシャッタであるCMOS撮像素子を有する撮像装置であって、
B及びG及びR、又はB及びG1及びG2及びRの撮像コマの垂直同期位相を偶数倍速の垂直同期周期の概略半分のオフセットした垂直同期信号と奇数倍速の垂直同期周期のオフセットしない垂直同期信号とを生成し印加するタイミング回路と、
偶数倍速の垂直同期周期の概略半分のオフセットした垂直同期信号に同期してBを出力映像コマ数の整数N倍の速度で撮像するCMOS撮像素子と、
奇数倍速の垂直同期周期のオフセットしない垂直同期信号に同期してG又は(G1及びG2)を整数N+1以上の整数M倍で撮像するCMOS撮像素子と、
奇数倍速の垂直同期周期のオフセットしない垂直同期信号に同期してRを整数N+1以上の整数M倍で撮像するCMOS撮像素子と、
コマ速度度変換手段含む映像信号処理回路と、
を有する撮像装置。 - 請求項3において、
(a)前記タイミング回路は、RのCMOS撮像素子に2倍速で中心位相を概略2倍速の半コマオフセットした垂直同期パルスを生成し送り、G1およびG2またはGのCMOS撮像素子に3倍速で中心位相をそろえた垂直同期パルスを生成し送り、BのCMOS撮像素子に等速で中心位相をそろえた垂直同期パルスを生成し送り、前記RのCMOS撮像素子は2倍速で撮像し、前記G1およびG2またはGのCMOS撮像素子は3倍速で撮像し、前記BのCMOS撮像素子は等速で撮像するようにされること、または、
(b)前記タイミング回路は、RのCMOS撮像素子に2倍速で中心位相を概略2倍速の半コマオフセットした垂直同期パルスを生成し送り、G1及びG2又はGのCMOS撮像素子に2倍速で中心位相を概略2倍速の半コマオフセットした垂直同期パルスを生成し送り、BのCMOS撮像素子に等速で中心位相をそろえた垂直同期パルスを生成し送り、前記RのCMOS撮像素子は2倍速で撮像し、前記G1およびG2またはGのCMOS撮像素子は2倍速で撮像し、前記BのCMOS撮像素子は等速で撮像するようにされること、または、
(c)前記タイミング回路は、RのCMOS撮像素子に3倍速で中心位相をそろえた垂直同期パルスを生成し送り、G1及びG2又はGのCMOS撮像素子に4倍速で中心位相を概略4倍速の半コマオフセットした垂直同期パルスを生成し送り、BのCMOS撮像素子に2倍速で中心位相を概略2倍速の半コマオフセットした垂直同期パルスを生成し送り、前記RのCMOS撮像素子は3倍速で撮像し、前記G1およびG2またはGのCMOS撮像素子は4倍速で撮像し、前記BのCMOS撮像素子は2倍速で撮像するようにされること、または、
(d)前記タイミング回路は、RのCMOS撮像素子に4倍速で中心位相を概略4倍速の半コマオフセットした垂直同期パルスを生成し送り、G1及びG2又はGのCMOS撮像素子とに4倍速で中心位相を概略4倍速の半コマオフセットした垂直同期パルスを生成し送り、BのCMOS撮像素子に2倍速で中心位相を概略2倍速の半コマオフセットした垂直同期パルスを生成し送り、前記RのCMOS撮像素子は4倍速で撮像し、前記G1およびG2またはGのCMOS撮像素子は4倍速で撮像し、前記BのCMOS撮像素子は2倍速で撮像するようにされること、
のいずれか一つの組合せを有する撮像装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/509,503 US10321024B2 (en) | 2014-09-26 | 2014-09-26 | Image capturing method and image capturing apparatus |
PCT/JP2014/075655 WO2016046959A1 (ja) | 2014-09-26 | 2014-09-26 | 撮像方法および撮像装置 |
JP2016549860A JP6425314B2 (ja) | 2014-09-26 | 2014-09-26 | 撮像方法および撮像装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2014/075655 WO2016046959A1 (ja) | 2014-09-26 | 2014-09-26 | 撮像方法および撮像装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016046959A1 true WO2016046959A1 (ja) | 2016-03-31 |
Family
ID=55580518
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2014/075655 WO2016046959A1 (ja) | 2014-09-26 | 2014-09-26 | 撮像方法および撮像装置 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10321024B2 (ja) |
JP (1) | JP6425314B2 (ja) |
WO (1) | WO2016046959A1 (ja) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008199403A (ja) * | 2007-02-14 | 2008-08-28 | Matsushita Electric Ind Co Ltd | 撮像装置、撮像方法および集積回路 |
JP2008211273A (ja) * | 2007-02-23 | 2008-09-11 | Matsushita Electric Ind Co Ltd | 撮像装置 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000270340A (ja) | 1999-03-19 | 2000-09-29 | Canon Inc | 色分解光学系及びそれを用いる撮像装置 |
KR100843195B1 (ko) * | 2004-02-26 | 2008-07-02 | 삼성전자주식회사 | 디스플레이 처리와 데이터 압축을 동시에 수행하는 촬상신호 처리 장치 및 그 방법 |
US20050254714A1 (en) * | 2004-05-13 | 2005-11-17 | Ramakrishna Anne | Systems and methods for data transfer with camera-enabled devices |
JP2009302709A (ja) * | 2008-06-11 | 2009-12-24 | Panasonic Corp | 映像信号処理装置 |
JP5874116B2 (ja) * | 2009-07-30 | 2016-03-02 | 国立研究開発法人産業技術総合研究所 | 画像撮影装置および画像撮影方法 |
EP2793470A1 (en) * | 2011-12-16 | 2014-10-22 | Sony Corporation | Image pickup device |
JP6471953B2 (ja) * | 2014-05-23 | 2019-02-20 | パナソニックIpマネジメント株式会社 | 撮像装置、撮像システム、及び撮像方法 |
JP2016096430A (ja) * | 2014-11-13 | 2016-05-26 | パナソニックIpマネジメント株式会社 | 撮像装置及び撮像方法 |
-
2014
- 2014-09-26 WO PCT/JP2014/075655 patent/WO2016046959A1/ja active Application Filing
- 2014-09-26 JP JP2016549860A patent/JP6425314B2/ja active Active
- 2014-09-26 US US15/509,503 patent/US10321024B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008199403A (ja) * | 2007-02-14 | 2008-08-28 | Matsushita Electric Ind Co Ltd | 撮像装置、撮像方法および集積回路 |
JP2008211273A (ja) * | 2007-02-23 | 2008-09-11 | Matsushita Electric Ind Co Ltd | 撮像装置 |
Also Published As
Publication number | Publication date |
---|---|
JP6425314B2 (ja) | 2018-11-21 |
JPWO2016046959A1 (ja) | 2017-06-22 |
US10321024B2 (en) | 2019-06-11 |
US20170295302A1 (en) | 2017-10-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5026951B2 (ja) | 撮像素子の駆動装置、撮像素子の駆動方法、撮像装置、及び撮像素子 | |
JP4424088B2 (ja) | 撮像装置 | |
JP2011216948A (ja) | カメラシステム、映像処理装置及びカメラ装置 | |
US8208047B2 (en) | Imager and imaging method for digital cinematography | |
JP2013524688A (ja) | 複数の画像センサからのデータを結合すること | |
US8054353B2 (en) | Camera system for processing luminance and color signals using added pixel and adding sync signals | |
Yamashita et al. | 8K extremely-high-resolution camera systems | |
JP2001078210A (ja) | 固体撮像装置および信号読出し方法 | |
JP2008199403A (ja) | 撮像装置、撮像方法および集積回路 | |
JPH07203318A (ja) | 撮像装置 | |
WO2016046959A1 (ja) | 撮像方法および撮像装置 | |
US6677998B1 (en) | Solid-state electronic image sensing device and method of controlling operation of same | |
JP2010268354A (ja) | イメージセンサ及びそのイメージセンサを備える撮像装置 | |
US8054364B2 (en) | Image apparatus and drive control method for image pickup device with horizontal addition of pixel data | |
JPH09163210A (ja) | 撮像システム | |
WO2017086218A1 (ja) | カメラ制御装置およびテレビジョンカメラ | |
JP6934790B2 (ja) | 撮像装置 | |
JP6261372B2 (ja) | 固体撮像装置および撮像システム | |
JP4919412B2 (ja) | 固体撮像装置 | |
Nakamura et al. | An 8K full-resolution 60-Hz/120-Hz multi-format portable camera system | |
JP6437766B2 (ja) | 撮像装置及び撮像方法 | |
JP2020005280A (ja) | 撮像装置とその製造方法 | |
JPH06268900A (ja) | 高精細度カメラ | |
JPH04137890A (ja) | 固体撮像装置 | |
JP2005260411A (ja) | 高感度撮像装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14902517 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2016549860 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15509503 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 14902517 Country of ref document: EP Kind code of ref document: A1 |