WO2015199267A1 - 이더넷 기반의 통신 시스템 - Google Patents
이더넷 기반의 통신 시스템 Download PDFInfo
- Publication number
- WO2015199267A1 WO2015199267A1 PCT/KR2014/005775 KR2014005775W WO2015199267A1 WO 2015199267 A1 WO2015199267 A1 WO 2015199267A1 KR 2014005775 W KR2014005775 W KR 2014005775W WO 2015199267 A1 WO2015199267 A1 WO 2015199267A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- signal
- ethernet
- clock signal
- ethernet signal
- reference clock
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/24—Time-division multiplex systems in which the allocation is indicated by an address the different channels being transmitted sequentially
- H04J3/247—ATM or packet multiplexing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
- H04J3/0641—Change of the master or reference, e.g. take-over or failure of the master
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
- H04B10/29—Repeaters
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J14/00—Optical multiplex systems
- H04J14/08—Time-division multiplex systems
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
- H04J3/0697—Synchronisation in a packet node
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
Definitions
- the technical idea of the present invention relates to an Ethernet-based communication system, and more particularly, to a communication system using a gigabit Ethernet signal and a fast Ethernet signal.
- the technical problem of the present invention is to provide an Ethernet-based communication system capable of simultaneously transmitting a gigabit Ethernet signal and a Fast Ethernet signal through one physical line without additional configuration.
- a communication system generates a reference clock signal using an input first Ethernet signal, and multiplexes the first Ethernet signal and the second Ethernet signal in response to the reference clock signal.
- a first unit configured to output a multiplexed and multiplexed Ethernet signal, and generate the reference clock signal using the multiplexed Ethernet signal, and wherein the second in the multiplexed Ethernet signal in response to the reference clock signal
- a second unit configured to separate an Ethernet signal and output the first Ethernet signal, and to connect the first unit and the second unit, and to transmit the multiplexed Ethernet signal from the first unit to the second unit It may include a transmission medium.
- the first Ethernet signal may have a first transmission rate in gigabits per second
- the second Ethernet signal may have a second transmission rate in megabits per second.
- the first unit includes a first decompressor for recovering a clock signal using the first Ethernet signal, and parallelizing the first Ethernet signal to first internal signals having the second transmission speed.
- a first phase-locked loop for generating a reference clock signal using the restored clock signal, a first phase-parallel converter for outputting, and a coded outputting of the first internal signals in response to the reference clock signal;
- a second serial-parallel for outputting the multiplexed Ethernet signal by serializing the encoded first internal signals and the second Ethernet signal to have the first transmission rate in response to the first encoder and the reference clock signal. It may include a transducer.
- the first encoder may include a first decoder configured to output 10B8B decoded first internal signals, and a second decoder configured to output 8B9B decoded first internal signals. Can be.
- the second unit includes a second decompressor for recovering a clock signal using the multiplexed Ethernet signal, and parallelizing the multiplexed Ethernet signal to second internal signals having the second transmission rate.
- a third serial-to-parallel converter for outputting, a second phase locked loop for generating a reference clock signal using the restored clock signal, and the second Ethernet signal from the second internal signals in response to the reference clock signal;
- a divider that separates a second internal signal and outputs a third internal signal, a second encoder that encodes and outputs the third internal signals in response to the reference clock signal, and the encoding process in response to the reference clock signal
- a fourth serial-to-parallel converter that serializes third internal signals to have the first transmission speed and outputs the first Ethernet signal.
- the second encoder may include a third decoder for 9B8B decoding the third internal signals, and an encoder for 8B10B encoding the 9B8B decoded third internal signals.
- the first transmission rate may be 1.25 Gbps, and the second transmission rate may be 125 Mbps.
- the transmission medium may be an optical transmission medium.
- the Ethernet-based communication system is characterized by multiplexing a Gigabit Ethernet signal and a Fast Ethernet signal having different transmission speeds between a transmitting end and a receiving end and transmitting them through one physical line.
- FIG. 1 is a view for explaining a communication system according to an embodiment of the present invention.
- FIG. 2 is a view schematically showing some components of a first unit according to an embodiment of the present invention.
- FIG. 3 is a view schematically showing some components of a second unit according to an embodiment of the present invention.
- one component when one component is referred to as “connected” or “connected” with another component, the one component may be directly connected or directly connected to the other component, but in particular It is to be understood that, unless there is an opposite substrate, it may be connected or connected via another component in the middle.
- ⁇ unit refers to a unit for processing at least one function or operation, which means hardware or software or hardware and It can be implemented in a combination of software.
- the communication system 10 may be applied between various equipments based on optical communication.
- the communication system 10 may be applied between an optical line terminal (OLT) and an optical network unit (ONU) constituting an optical subscriber network or between two or more ONUs.
- the communication system 10 may be applied between a hub and a radio remote head in an optical communication based base station system and between a donor and a remote in an optical communication based repeater system.
- the communication system 10 is illustrated as having a network structure of point-to-point structure, but is not limited thereto.
- the communication system 10 may have various network structures, such as a point-to-many structure, a many-to-many structure, a ring-type structure, a bus-type structure, and a star-type structure.
- the communication system 10 may include a first unit 100, a second unit 200, and a transmission medium 300.
- the first unit 100 may receive a first Ethernet signal.
- the first Ethernet signal may be, for example, a signal provided from an upper node through a transmission medium such as an optical transmission medium, and may be a main signal for a communication service.
- the first Ethernet signal may have a first transmission rate in gigabits per second.
- the first transmission rate may be, for example, 1.25Gbps.
- the first transmission rate will be described as an example in which the first transmission rate is 1.25Gbps.
- the first unit 100 may generate a second Ethernet signal.
- the second Ethernet signal may be, for example, a signal for controlling the second unit 200 or monitoring the state of the second unit 200.
- the second Ethernet signal may have a lower transmission speed than the first Ethernet signal.
- the second Ethernet signal may have, for example, a second transmission rate in megabits per second.
- the second transmission rate may be, for example, 125 Mbps. In the following description, the second transmission rate is 125 Mbps.
- the first unit 100 may generate a reference clock signal using the first Ethernet signal, and multiplex the first Ethernet signal and the second Ethernet signal in response to the reference clock signal.
- the first unit 100 may transmit the multiplexed Ethernet signal to the second unit 200 through the transmission medium 300. This will be described in more detail with reference to FIG. 2 below.
- the second unit 200 generates the reference clock signal using the multiplexed Ethernet signal input through the transmission medium 300, and generates the second Ethernet signal from the multiplexed Ethernet signal in response to the reference clock signal.
- the signal may be separated and the first Ethernet signal may be restored and output. This will be described in more detail with reference to FIG. 3 below.
- the transmission medium 300 may connect the first unit 100 and the second unit 200, and transmit the multiplexed Ethernet signal from the first unit 100 to the second unit 200.
- the transmission medium 300 may be configured of, for example, an optical transmission medium.
- the first Ethernet signal and the second Ethernet signal having different transmission rates are respectively transferred from the first unit 100 to the second unit 200 through separate transmission media. It may be multiplexed without being transmitted and transmitted from the first unit 100 to the second unit 200 through a single transmission medium 300.
- the communication system 10 does not require an additional cost for establishing and operating a separate line for each of the first Ethernet signal and the second Ethernet signal, thereby reducing the cost of installing and operating the system. Can be.
- FIG. 2 is a view schematically showing some components of the first unit 100 according to the embodiment of the present invention.
- the description will be described with reference to FIG. 1, and a description overlapping with that of FIG. 1 will be omitted for convenience of description.
- the first unit 100 may include a first optical receiver 110, a first reconstructor CDR 120, a first phase locked loop PLL 130, and a first optical receiver 110. It may include a SERDES 140, a first encoder 150, a second Ethernet signal processor 160, a SERDES 170, and a first optical transmitter 180. Can be.
- the first optical receiver 110 may receive a first Ethernet signal from an upper node.
- the first optical receiver 110 may be connected to the upper node or the like through an optical transmission medium, and converts the first Ethernet signal of the optical signal type transmitted through the optical transmission medium into an electrical signal and then converts the first Ethernet signal into an electrical signal. May be sent to the decompressor 120.
- the first recoverer 120 may recover a clock signal using the first Ethernet signal.
- the first decompressor 120 may transmit the restored clock signal to the first phase locked loop 130 and may transmit the first Ethernet signal to the first serial-to-parallel converter 140.
- the first phase locked loop 130 may generate a reference clock signal from the recovered clock signal.
- the first phase locked loop 130 may transmit the reference clock signal to the first encoder 150, the second Ethernet signal processor 160, and the second serial-to-parallel converter 170.
- the first serial-to-parallel converter 140 may parallelize and output the first Ethernet signal into first internal signals having the same transmission speed as that of the second Ethernet signal, that is, the second transmission speed.
- the first serial-to-parallel converter 140 may parallelize and output a 1-bit first Ethernet signal having a transmission rate of 1.25 Gbps into 10-bit first internal signals having a transmission rate of 125 Mbps.
- the first encoder 150 may encode and output the first internal signals in response to the reference clock signal.
- the response to the reference clock signal means that the first encoder 150 encodes and outputs the first internal signals in synchronization with the reference clock signal. It can be interpreted in the same sense.
- the first encoder 150 may include a first decoder 151 and a second decoder 153.
- the first decoder 151 may decode and output the first internal signals by 10B8B in response to the reference clock signal. For example, the first decoder 151 may encode and output first 10-bit internal signals having a transmission rate of 125 Mbps into 8-bit signals having a transmission rate of 125 Mbps.
- the second decoder 153 encodes the first internal signals encoded into 8-bit signals having a transmission rate of 125 Mbps into 9-bit signals having a transmission rate of 125 Mbps in response to the reference clock signal.
- 10B8B decoding processing and 8B9B decoding processing mean encoding processing according to the IEEE 802.3 standard, and the first encoder 150 may be configured with other decoders capable of performing encoding processing according to the IEEE 802.3 standard.
- the second Ethernet signal processor 160 may include a medium access control (FE MAC) 161 and a physical layer (FE PHY) 163.
- the medium access control 161 may generate the second Ethernet signal having the second transmission speed, and the physical layer 163 may synchronize the second Ethernet signal with the reference clock signal to generate a second serial-to-parallel converter ( 170).
- the second serial-to-parallel converter 170 serializes the first internal signals encoded by the first encoder 150 and the second Ethernet signal to have the first transmission rate in response to the reference clock signal. Multiplexed Ethernet signals can be output.
- the second serial-to-parallel converter 170 serializes the first internal signals encoded into 9-bit signals having a transmission rate of 125 Mbps and the 1-bit second Ethernet signal having a transmission rate of 125 Mbps to 1.25 Gbps.
- the multiplexed Ethernet signal having a transmission rate of may be generated, and the multiplexed Ethernet signal may be output.
- the first optical transmitter 180 may convert the multiplexed Ethernet signal into an optical signal, and transmit the multiplexed Ethernet signal converted into the optical signal to the second unit 200 through the transmission medium 300.
- FIG. 3 is a view schematically showing some components of the second unit 200 according to the embodiment of the present invention.
- a description will be given with reference to FIG. 1, and a description overlapping with that of FIG. 1 will be omitted for convenience of description.
- the second unit 200 may include a second optical receiver 210, a second reconstructor CDR 220, a second phase locked loop PLL 230, and a third optical receiver 210.
- the second optical receiver 210 may receive the multiplexed Ethernet signal from the first unit 100.
- the second optical receiver 210 may convert the multiplexed Ethernet signal of the optical signal type into an electrical signal and then transmit the electrical signal to the second reconstructor 220.
- the second decompressor 220 may recover the clock signal using the multiplexed Ethernet signal.
- the second reconstructor 220 may transmit the reconstructed clock signal to the second phase locked loop 230 and may transmit the multiplexed Ethernet signal to the third serial-to-parallel converter 240.
- the second phase locked loop 230 may generate a reference clock signal from the recovered clock signal.
- the reference clock signal may correspond to the reference clock signal generated in the first phase locked loop 130.
- the second phase locked loop 230 may transmit the reference clock signal to the divider 250, the second encoder 260, and the second Ethernet signal processor 270.
- the third serial-to-parallel converter 240 may output the multiplexed Ethernet signal in parallel with second internal signals having the same transmission speed as that of the second Ethernet signal, that is, the second transmission speed.
- the third serial-to-parallel converter 240 may output a parallelized 1-bit multiplexed Ethernet signal having a transmission rate of 1.25 Gbps into second 10-bit internal signals having a transmission rate of 125 Mbps.
- the divider 250 may separate and output the second Ethernet signal and the third internal signal from the second internal signals in response to the reference clock signal.
- the divider 250 outputs a second internal signal having a transmission rate of 125 Mbps from a second internal signal having a transmission rate of 125 Mbps and a third internal signal having a 9-bit third internal signal having a transmission rate of 125 Mbps. can do.
- the divider 250 may transmit the separated second Ethernet signal to the second Ethernet signal processor 270, and transmit the third internal signals to the second encoder 260.
- the second encoder 260 may encode and output the third internal signals in response to the reference clock signal.
- the second encoder 260 may include a third decoder 261 and an encoder 263.
- the third decoder 261 may 9B8B decode the third internal signals and output the third internal signals in response to the reference clock signal.
- the third decoder 151 may encode and output 9-bit third internal signals having a transmission rate of 125 Mbps into 8-bit signals having a transmission rate of 125 Mbps.
- the encoder 263 may encode and output the 9B8B decoded third internal signals by 8B10B encoding.
- the encoder 263 may encode and output third internal signals encoded into 8-bit signals having a transmission rate of 125 Mbps into 10-bit signals having a transmission rate of 125 Mbps in response to the reference clock signal. Can be.
- the 9B8B decoding processing and the 8B10B encoding processing mean encoding processing according to the IEEE 802.3 standard, and the second encoder 260 may also perform encoding processing according to the IEEE 802.3 standard like the first encoder 150.
- Other decoders and / or encoders are also decoders and / or encoders.
- the second Ethernet signal processor 270 corresponds to the second Ethernet signal processor 160 of the first unit 100.
- the second Ethernet signal processor 270 may include a medium access control (FE MAC) 271 and a physical layer (FE PHY) 273.
- the physical layer 273 may transmit the second Ethernet signal separated from the multiplexed Ethernet signal to the medium access control 271 in synchronization with the reference clock signal, and the medium access control 271 may transmit the second Ethernet signal.
- the command may be provided from the second Ethernet signal processor 160 of the first unit 100 based on the.
- the fourth serial-to-parallel converter 280 may serialize and output the third internal signals encoded by the second encoder 260 to have the first transmission speed in response to the reference clock signal. That is, the fourth serial-to-parallel converter 280 may restore and output the third internal signals processed by the encoder to the first Ethernet signal input to the first unit 100. For example, the fourth serial-to-parallel converter 280 may output the first Ethernet signal having a transmission rate of 1.25 Gbps by serializing the third internal signals encoded into 10-bit signals having a transmission rate of 125 Mbps.
- the second optical transmitter 290 may convert the first Ethernet signal into an optical signal, and may transmit the first Ethernet signal to a subscriber or a lower node through an optical transmission medium or a transmission medium such as a UTP cable.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Computer Hardware Design (AREA)
- Optical Communication System (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Small-Scale Networks (AREA)
Abstract
Description
Claims (8)
- 입력되는 제1 이더넷 신호를 이용하여 기준 클록 신호를 생성하고, 상기 기준 클록 신호에 응답하여 상기 제1 이더넷 신호와 제2 이더넷 신호를 다중화(multiplex)하고 다중화된 이더넷 신호를 출력하도록 구성되는 제1 유닛;상기 다중화된 이더넷 신호를 이용하여 상기 기준 클록 신호를 생성하고, 상기 기준 클록 신호에 응답하여 상기 다중화된 이더넷 신호에서 상기 제2 이더넷 신호를 분리하고 상기 제1 이더넷 신호를 출력하도록 구성되는 제2 유닛; 및상기 제1 유닛과 제2 유닛을 연결하고, 상기 다중화된 이더넷 신호를 상기 제1 유닛으로부터 상기 제2 유닛으로 전송하는 전송 매체;를 포함하는 통신 시스템.
- 제1 항에 있어서,상기 제1 이더넷 신호는, 초당 기가비트 단위의 제1 전송 속도를 갖고,상기 제2 이더넷 신호는, 초당 메가비트 단위의 제2 전송 속도를 갖는, 통신 시스템.
- 제2 항에 있어서, 상기 제1 유닛은,상기 제1 이더넷 신호를 이용하여 클록 신호를 복원하는 제1 복원기;상기 제1 이더넷 신호를 상기 제2 전송 속도를 갖는 제1 내부 신호들로 병렬화하여 출력하는 제1 직병렬 변환기;상기 복원된 클록 신호를 이용하여 기준 클록 신호를 생성하는 제1 위상 고정 루프;상기 기준 클록 신호에 응답하여, 상기 제1 내부 신호들을 부호화 처리하여 출력하는 제1 부호화부; 및상기 기준 클록 신호에 응답하여, 상기 부호화 처리된 제1 내부 신호들과 상기 제2 이더넷 신호를 상기 제1 전송 속도를 갖도록 직렬화하여 상기 다중화된 이더넷 신호를 출력하는 제2 직병렬 변환기;를 포함하는, 통신 시스템.
- 제3 항에 있어서, 상기 제1 부호화부는,상기 제1 내부 신호들을 10B8B 디코드 처리하여 출력하는 제1 디코더; 및상기 10B8B 디코드 처리된 제1 내부 신호들을 8B9B 디코드 처리하여 출력하는 제2 디코더;를 포함하는, 통신 시스템.
- 제2 항에 있어서, 상기 제2 유닛은,상기 다중화된 이더넷 신호를 이용하여 클록 신호를 복원하는 제2 복원기;상기 다중화된 이더넷 신호를 상기 제2 전송 속도를 갖는 제2 내부 신호들로 병렬화하여 출력하는 제3 직병렬 변환기;상기 복원된 클록 신호를 이용하여 기준 클록 신호를 생성하는 제2 위상 고정 루프;상기 기준 클록 신호에 응답하여, 상기 제2 내부 신호들로부터 상기 제2 이더넷 신호를 분리하여 제3 내부 신호를 출력하는 디바이더;상기 기준 클록 신호에 응답하여, 상기 제3 내부 신호들을 부호화 처리하여 출력하는 제2 부호화부; 및상기 기준 클록 신호에 응답하여, 상기 부호화 처리된 제3 내부 신호들을 상기 제1 전송 속도를 갖도록 직렬화하여 상기 제1 이더넷 신호를 출력하는 제4 직병렬 변환기;를 포함하는, 통신 시스템.
- 제5 항에 있어서, 상기 제2 부호화부는,상기 제3 내부 신호들을 9B8B 디코드 처리하는 제3 디코더; 및상기 9B8B 디코드 처리된 상기 제3 내부 신호들을 8B10B 인코드 처리하는 인코더;를 포함하는, 통신 시스템.
- 제2 항에 있어서,상기 제1 전송 속도는, 1.25Gbps이고,상기 제2 전송 속도는, 125Mbps인, 통신 시스템.
- 제1 항에 있어서,상기 전송 매체는, 광 전송 매체인, 통신 시스템.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017520829A JP6458274B2 (ja) | 2014-06-27 | 2014-06-27 | 通信システム |
US15/321,997 US10181920B2 (en) | 2014-06-27 | 2014-06-27 | Ethernet-based communication system |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2014-0080213 | 2014-06-27 | ||
KR1020140080213A KR102009985B1 (ko) | 2014-06-27 | 2014-06-27 | 이더넷 기반의 통신 시스템 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2015199267A1 true WO2015199267A1 (ko) | 2015-12-30 |
Family
ID=54938342
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2014/005775 WO2015199267A1 (ko) | 2014-06-27 | 2014-06-27 | 이더넷 기반의 통신 시스템 |
Country Status (4)
Country | Link |
---|---|
US (1) | US10181920B2 (ko) |
JP (1) | JP6458274B2 (ko) |
KR (1) | KR102009985B1 (ko) |
WO (1) | WO2015199267A1 (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107786254A (zh) * | 2016-08-26 | 2018-03-09 | 马克西姆综合产品公司 | 使用串行化器/并行化器技术的远程调谐器时钟分配 |
WO2020063991A1 (zh) * | 2018-09-29 | 2020-04-02 | 深圳前海达闼云端智能科技有限公司 | Pon网络,用于pon网络的方法及装置,以及机器人系统 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2016138950A1 (en) * | 2015-03-04 | 2016-09-09 | Telefonaktiebolaget Lm Ericsson (Publ) | Encapsulating digital communications signals for transmission on an optical link |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080130679A1 (en) * | 2002-11-01 | 2008-06-05 | Vikram Natarajan | Transceiver system and method supporting variable rates and multiple protocols |
US20080279567A1 (en) * | 2007-05-09 | 2008-11-13 | Wen Huang | Asymmetric ethernet optical network system |
US20100067376A1 (en) * | 2008-09-16 | 2010-03-18 | Shi-Wei Lee | Distributed Controlled Passive Optical Network System And Bandwidth Control Method Thereof |
US20100177785A1 (en) * | 2006-09-22 | 2010-07-15 | Nippon Telegraph And Telephone Corporation | Multiplexing transmission system and multiplexing transmission method |
US20130287050A1 (en) * | 2003-08-12 | 2013-10-31 | Broadcom Corporation | Method and Apparatus for Multiplexing Ethernet Channels |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5668814A (en) * | 1995-03-20 | 1997-09-16 | Raychem Corporation | Dual DDS data multiplexer |
US5790057A (en) * | 1996-08-12 | 1998-08-04 | Lanart Corporation | Method of and system for the efficient encoding of data |
US6690682B1 (en) * | 1999-03-12 | 2004-02-10 | Lucent Technologies Inc. | Bit multiplexing of packet-based channels |
US7295554B1 (en) * | 1999-03-12 | 2007-11-13 | Lucent Technologies Inc. | Word Multiplexing of encoded signals into a higher bit rate serial data stream |
US7308006B1 (en) * | 2000-02-11 | 2007-12-11 | Lucent Technologies Inc. | Propagation and detection of faults in a multiplexed communication system |
JP3551894B2 (ja) * | 2000-05-18 | 2004-08-11 | 日立電線株式会社 | 多重化送受信装置 |
JP3879836B2 (ja) * | 2002-03-28 | 2007-02-14 | 日本電気株式会社 | 多重変換装置、逆多重変換装置および多重伝送システム |
US7656905B2 (en) * | 2002-12-24 | 2010-02-02 | Samir Sheth | Apparatus and method for aggregation and transportation of gigabit ethernet and other packet based data formats |
JP4624141B2 (ja) * | 2005-03-10 | 2011-02-02 | Necエンジニアリング株式会社 | ギガビット・イーサネット(登録商標)信号多重伝送装置 |
DE102006027693A1 (de) * | 2006-06-14 | 2007-12-20 | Adva Ag Optical Networking | Schaltungsstruktur zur Realisierung eines Knotens in einem Netzwerk zur Übertragung hochbitratiger, IP basierter Zeitmultiplexsignale, insbesondere einem Multi-Gigabit-Ethernet |
JP2010045606A (ja) * | 2008-08-13 | 2010-02-25 | Fujitsu Ltd | 伝送装置および光伝送装置 |
US8239738B2 (en) * | 2008-11-24 | 2012-08-07 | Applied Micro Circuits Corporation | Transparent in-band forward error correction for signal conditioning-encoded signals |
JP5833307B2 (ja) * | 2010-12-24 | 2015-12-16 | Necエンジニアリング株式会社 | データ伝送システム及び光伝送装置 |
-
2014
- 2014-06-27 JP JP2017520829A patent/JP6458274B2/ja active Active
- 2014-06-27 WO PCT/KR2014/005775 patent/WO2015199267A1/ko active Application Filing
- 2014-06-27 US US15/321,997 patent/US10181920B2/en active Active
- 2014-06-27 KR KR1020140080213A patent/KR102009985B1/ko active IP Right Grant
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080130679A1 (en) * | 2002-11-01 | 2008-06-05 | Vikram Natarajan | Transceiver system and method supporting variable rates and multiple protocols |
US20130287050A1 (en) * | 2003-08-12 | 2013-10-31 | Broadcom Corporation | Method and Apparatus for Multiplexing Ethernet Channels |
US20100177785A1 (en) * | 2006-09-22 | 2010-07-15 | Nippon Telegraph And Telephone Corporation | Multiplexing transmission system and multiplexing transmission method |
US20080279567A1 (en) * | 2007-05-09 | 2008-11-13 | Wen Huang | Asymmetric ethernet optical network system |
US20100067376A1 (en) * | 2008-09-16 | 2010-03-18 | Shi-Wei Lee | Distributed Controlled Passive Optical Network System And Bandwidth Control Method Thereof |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107786254A (zh) * | 2016-08-26 | 2018-03-09 | 马克西姆综合产品公司 | 使用串行化器/并行化器技术的远程调谐器时钟分配 |
CN107786254B (zh) * | 2016-08-26 | 2022-08-09 | 马克西姆综合产品公司 | 使用串行化器/并行化器技术的远程调谐器时钟分配 |
WO2020063991A1 (zh) * | 2018-09-29 | 2020-04-02 | 深圳前海达闼云端智能科技有限公司 | Pon网络,用于pon网络的方法及装置,以及机器人系统 |
WO2020063992A1 (zh) * | 2018-09-29 | 2020-04-02 | 深圳前海达闼云端智能科技有限公司 | Pon网络,用于pon网络的方法及装置,以及机器人系统 |
Also Published As
Publication number | Publication date |
---|---|
JP2017529809A (ja) | 2017-10-05 |
US10181920B2 (en) | 2019-01-15 |
KR20160001522A (ko) | 2016-01-06 |
US20170126344A1 (en) | 2017-05-04 |
KR102009985B1 (ko) | 2019-08-12 |
JP6458274B2 (ja) | 2019-01-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7580635B2 (en) | Method, apparatus and system for optical communications | |
US8565605B2 (en) | Burst mode to continuous mode converter | |
US7554466B1 (en) | Multi-speed burst mode serializer/de-serializer | |
WO2010038933A2 (en) | Optical network terminal of the gigabit passive optical network and frame treatment method of the ont | |
JP2007288655A (ja) | マルチレートponシステムとその局側装置 | |
JP6126600B2 (ja) | 回路装置および信号を送信するための方法 | |
WO2011139047A2 (ko) | 다양한 유형의 통신 신호를 통합 중계하는 통합 중계기 및 통합 중계 시스템 | |
WO2015199267A1 (ko) | 이더넷 기반의 통신 시스템 | |
JP5505796B2 (ja) | メディアコンバータ、メディアコンバータのデータ通信方法、及びネットワークシステム | |
US20050213596A1 (en) | Communication circuit and method | |
US20090259777A1 (en) | Methods and apparatus for extending short range data interfaces | |
EP2562947B1 (en) | Method, apparatus and system for passive optical network communication | |
EP3890339A1 (en) | Optical link channel auto-negotiation method and apparatus, computer-readable storage medium | |
JP4680073B2 (ja) | Ponシステム | |
JP2012222611A (ja) | メディアコンバータ、及び、中継システム | |
US7444081B2 (en) | Optical transport system | |
WO2017097020A1 (zh) | 一种无源光网络兼容装置及其实现方法和光线路终端 | |
KR100704111B1 (ko) | 수동광분기망에서 전송수렴계층 기능을 위한 데이터 처리장치 및 그 방법 | |
CN101527870B (zh) | 一种多以太网光电转换装置及光纤数据的收发方法 | |
KR20140137637A (ko) | 인빌딩 이동통신 중계 시스템 및 그 중계 방법 | |
WO2000067408A1 (en) | Dense wavelength division multiplexing-based network interface module | |
JP2004328344A (ja) | 無線基地局システム、及びそれに用いる無線基地局装置と無線送受信部と、その遠隔アンテナ信号伝送制御方法 | |
JP2009135681A (ja) | 通信システムおよびメディアコンバータ | |
WO2012086933A1 (ko) | 2P 선로를 이용한 500Mbps 전송 장치 | |
CN101803297B (zh) | 用于通过以太网交换机对以太网信号进行透明传输的方法和设备 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14896270 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15321997 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref document number: 2017520829 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 14896270 Country of ref document: EP Kind code of ref document: A1 |