WO2014207877A1 - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- WO2014207877A1 WO2014207877A1 PCT/JP2013/067723 JP2013067723W WO2014207877A1 WO 2014207877 A1 WO2014207877 A1 WO 2014207877A1 JP 2013067723 W JP2013067723 W JP 2013067723W WO 2014207877 A1 WO2014207877 A1 WO 2014207877A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- sensor
- gate
- channel
- transistor
- selection transistor
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 46
- 238000004519 manufacturing process Methods 0.000 title claims description 21
- 238000001514 detection method Methods 0.000 claims abstract description 27
- 230000003321 amplification Effects 0.000 claims description 26
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 26
- 230000002093 peripheral effect Effects 0.000 claims description 21
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 20
- 229920005591 polysilicon Polymers 0.000 claims description 20
- 230000002950 deficient Effects 0.000 claims description 15
- 239000010410 layer Substances 0.000 claims description 11
- 238000000059 patterning Methods 0.000 claims description 10
- 239000000758 substrate Substances 0.000 claims description 9
- 238000000151 deposition Methods 0.000 claims description 8
- 238000003860 storage Methods 0.000 claims description 8
- 238000005530 etching Methods 0.000 claims description 7
- 239000011229 interlayer Substances 0.000 claims description 5
- 230000003647 oxidation Effects 0.000 claims description 5
- 238000007254 oxidation reaction Methods 0.000 claims description 5
- 239000002105 nanoparticle Substances 0.000 claims description 3
- 238000000034 method Methods 0.000 abstract description 56
- 230000035945 sensitivity Effects 0.000 abstract description 6
- 239000003153 chemical reaction reagent Substances 0.000 abstract description 3
- 238000012163 sequencing technique Methods 0.000 abstract 1
- 239000010408 film Substances 0.000 description 64
- 238000010586 diagram Methods 0.000 description 37
- 230000008569 process Effects 0.000 description 26
- 239000011148 porous material Substances 0.000 description 22
- 230000008859 change Effects 0.000 description 14
- 238000012545 processing Methods 0.000 description 14
- 229910052581 Si3N4 Inorganic materials 0.000 description 10
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 10
- 239000000243 solution Substances 0.000 description 10
- 239000010409 thin film Substances 0.000 description 9
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 8
- 239000000463 material Substances 0.000 description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 230000005684 electric field Effects 0.000 description 7
- 229910052814 silicon oxide Inorganic materials 0.000 description 7
- 229910004298 SiO 2 Inorganic materials 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 229910052737 gold Inorganic materials 0.000 description 5
- 238000005259 measurement Methods 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 238000009826 distribution Methods 0.000 description 4
- 239000010931 gold Substances 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000006872 improvement Effects 0.000 description 3
- 229910000510 noble metal Inorganic materials 0.000 description 3
- 239000002773 nucleotide Substances 0.000 description 3
- 125000003729 nucleotide group Chemical group 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 2
- 239000007864 aqueous solution Substances 0.000 description 2
- 238000010894 electron beam technology Methods 0.000 description 2
- 238000002474 experimental method Methods 0.000 description 2
- 238000007689 inspection Methods 0.000 description 2
- 230000004807 localization Effects 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 102000004190 Enzymes Human genes 0.000 description 1
- 108090000790 Enzymes Proteins 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 239000012620 biological material Substances 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000003814 drug Substances 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000011156 evaluation Methods 0.000 description 1
- 239000007850 fluorescent dye Substances 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000002372 labelling Methods 0.000 description 1
- 230000035800 maturation Effects 0.000 description 1
- 238000000691 measurement method Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000006386 memory function Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000010970 precious metal Substances 0.000 description 1
- 230000008707 rearrangement Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- C—CHEMISTRY; METALLURGY
- C12—BIOCHEMISTRY; BEER; SPIRITS; WINE; VINEGAR; MICROBIOLOGY; ENZYMOLOGY; MUTATION OR GENETIC ENGINEERING
- C12Q—MEASURING OR TESTING PROCESSES INVOLVING ENZYMES, NUCLEIC ACIDS OR MICROORGANISMS; COMPOSITIONS OR TEST PAPERS THEREFOR; PROCESSES OF PREPARING SUCH COMPOSITIONS; CONDITION-RESPONSIVE CONTROL IN MICROBIOLOGICAL OR ENZYMOLOGICAL PROCESSES
- C12Q1/00—Measuring or testing processes involving enzymes, nucleic acids or microorganisms; Compositions therefor; Processes of preparing such compositions
- C12Q1/68—Measuring or testing processes involving enzymes, nucleic acids or microorganisms; Compositions therefor; Processes of preparing such compositions involving nucleic acids
- C12Q1/6869—Methods for sequencing
- C12Q1/6874—Methods for sequencing involving nucleic acid arrays, e.g. sequencing by hybridisation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01N—INVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
- G01N27/00—Investigating or analysing materials by the use of electric, electrochemical, or magnetic means
- G01N27/26—Investigating or analysing materials by the use of electric, electrochemical, or magnetic means by investigating electrochemical variables; by using electrolysis or electrophoresis
- G01N27/403—Cells and electrode assemblies
- G01N27/414—Ion-sensitive or chemical field-effect transistors, i.e. ISFETS or CHEMFETS
- G01N27/4145—Ion-sensitive or chemical field-effect transistors, i.e. ISFETS or CHEMFETS specially adapted for biomolecules, e.g. gate electrode with immobilised receptors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02595—Microstructure polycrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823487—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of vertical transistor structures, i.e. with channel vertical to the substrate surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
Definitions
- the present invention relates to a technology relating to a sensor using a semiconductor as a device for DNA four-base identification and sequence decoding in a DNA sequencer.
- DNA sequencers Since the decoding of the human genome, the reading speed of DNA sequencers (devices that automatically read base sequences) has made great strides. In the field of molecular biology and medicine, further improvements in the function of DNA sequencers are expected to be applied in many ways.
- Non-Patent Document 1 a measurement method using a nanopore device equipped with a hole about the same size as DNA and electrodes on both sides of the hole has attracted attention.
- the tunnel current method is that the base sequence can be electrically analyzed without labeling DNA, in other words, without using reagents such as enzymes and fluorescent dyes. Therefore, the process using the reagent can be reduced, and the analysis cost and reading throughput can be expected to be reduced.
- Non-patent Document 2 a method using a semiconductor substrate, a semiconductor material, and a semiconductor process has attracted attention because of its high mechanical strength.
- Non-patent Document 2 a thin insulating film region is provided on a semiconductor substrate, two electrodes are formed therein, and an electron beam is irradiated between the two electrodes. There is a method of forming pores. By controlling the energy of the electron beam, the irradiation area, and the current, it is possible to form fine pores of 10 nm or less.
- the problem of the tunnel current method is that an electrode pair having a minute gap must be provided.
- the electrode interval is set to about 1.25 nm, suggesting the possibility of base identification. This is because the thickness of DNA is about 1 nm, and it is difficult to flow a tunnel current unless an electrode with a gap interval of about 1.25 nm is prepared. In patterning using a semiconductor process, it is difficult to produce a gap electrode of about 1.25 nm with high accuracy and reproducibility by reducing processing variations.
- noble metals such as gold electrodes are mainly studied as electrode materials.
- oxidation of the electrode tip portion significantly reduces the detected tunnel current value, so that noble metals such as gold atoms having strong oxidation resistance are required.
- a noble metal electrode such as a gold electrode is required from the viewpoint of corrosion resistance.
- precious metals such as gold atoms are materials that are not normally handled in semiconductor processes due to difficulties in processing, etc., and are compatible with semiconductor processes so that they are usually handled as metal contamination sources in semiconductor lines of LSI processes. Is low.
- the thickness of the electrode is assumed to be 3 ⁇ 3 gold atoms, suggesting the possibility of base identification. This is because the pitch of each base of DNA is about 0.34 nm, and if the electrode is thicker than 0.34 nm, a tunnel current flowing through a plurality of bases is detected at the same time, and the base sequence cannot be specified.
- the dot shape rather than the film may be more stable in terms of energy, and it is difficult to form the thin film. In particular, it is almost impossible to form a thin film electrode comparable to one base resolution (0.34 nm).
- the gold electrode is more susceptible to atom rearrangement and electromigration during voltage application than other metals. For this reason, the accuracy of the measurement result is impaired due to the fluctuation of the gold atom when the tunnel current is detected.
- a nanopore FET sensor 100 or a pore FET sensor 100. It has a structure as shown in FIGS. 1A to 1C.
- Reference numeral 108 is an insulating film, 101 is a channel, 102 is a control gate, 103 is a source, 104 is a drain, 105 is a back gate, 106 is a pore (nano-sized pore), 107 is a wiring to be a contact to 102 to 105 It is.
- the pore 106 is between the side surface of the control gate 102 on the channel 101 side and the side surface of the channel 101 on the control gate 102 side (FIG. 1A), the end of the channel 101 on the control gate 102 side (FIG. 1B), or the channel 101 side. It is in the channel near the side surface on the control gate 102 side (FIG. 1C).
- Fig. 2 shows an enlarged view of the vicinity of the pore 106.
- DNA (200) to be inspected passes through the pore (DNA (FIG. 2)). 200) each block sequence represents a base sequence).
- the device operates as a transistor by controlling the control gate voltage while applying a voltage so that the source voltage is less than the drain voltage.
- This is a so-called side gate type transistor.
- the inversion layer is induced concentrated on the channel side portion on the control gate side (pore side), so that current flows through the channel side portion on the control gate side.
- the thickness of the inversion layer depends on the control gate voltage, it is very thin, about 2-3 nm or less.
- the channel current changes due to the change in electric field caused by the difference in effective charge amount and effective electric field of the four base nucleotides of DNA passing through the pore 106.
- the four bases are identified and the sequence is decoded. I do. Since the base sequence interval in DNA is about 0.34 mm, the current flowing through the side of channel 101 is made as thin as possible to detect the current derived from the electric field change caused by one base unit (one nucleotide unit). There is a need to. For this purpose, it is necessary to reduce the thickness of the channel 101.
- Non-Patent Document 3 the electron density distribution in Si sandwiched between insulating films (SiO 2 ) is calculated.
- the thickness of Si when the thickness of Si is 10 nm or less, the electron density distribution is localized at the center.
- the Si thickness is 5 nm or less, the peak of the electron density distribution sharpens, so the current value is mainly affected by one base (one nucleotide) at the peak position of the electron density distribution. Become. Therefore, the discrimination ability of the size of about 1 base can be obtained.
- the thickness of Si becomes 5 nm or less, it becomes difficult for two or more electrons to coexist in the thickness direction of the channel.
- FIG. 3A is a schematic diagram of the existence probability of one electron in silicon sandwiched between SiO 2
- FIG. 3B is a schematic diagram of the existence probability of two electrons in silicon sandwiched between SiO 2 .
- the channel thickness becomes 5 nm or less
- the energy difference between the system shown in FIG. 3A and the system shown in FIG. 3B is equal to or larger than the room temperature energy (k B T).
- the state of FIG. 3B is a larger energy state than the state of FIG. 3A. Therefore, even at room temperature, electrons supplied from the source can mainly take only one electron state as shown in FIG. 3A in the channel thickness direction, and a resolution equivalent to one electron unit can be obtained. Therefore, the channel thickness is desirably 5 nm or less in order to obtain sufficient detection sensitivity.
- a quasi-one-dimensional thinnest current path is formed on the sidewall of the thin film channel. I can do it. Because it is a quasi-one-dimensional thinnest current path, it reacts sensitively to minute electric field changes caused by objects in the pores. Therefore, the change ratio (detection sensitivity) of the detection signal can be increased.
- the current of the channel 101 is due to electrons induced by the electric field of the control gate 102. Therefore, the pore 106 is preferably disposed between the control gate 102 and the channel 101 current path. By doing so, the potential change due to the object in the pore can very effectively modulate the electric field between the control gate and the channel, and the change can be reflected in the channel current.
- FIGS. 1B and 1C for example, there is a structure in which the pore 106 is located very close to the side of the channel 101, or a structure in which the pore 106 is formed in the channel near the side of the channel 101. is there.
- a voltage is applied to the back gate 105, and electrons are more concentrated on the control gate side. Such electric field control is effective.
- FIG. 4A illustrates a 2 ⁇ 2 sensor array. That is, the wiring (L5 to L8) to the control gate and the back gate in the row direction is made common, and the wiring to the source and drain in the column direction is made common.
- the gate voltage of L5 and L6 is made higher than the voltage of L1 to L4, and between L1 and L2, L3 and L4 By providing a voltage difference between them, current flows through the channel of the nanopore FET, DNA can be detected, and the current is sent to peripheral circuits (amplifier unit, etc.) through the L1 and L3 wiring.
- the voltage applied to L7 and L8 is set lower than the voltage applied to L1 to L4 so that channel current does not flow (unselected). By doing so, only signals from the sensors located in the upper row can be detected.
- N ⁇ N sensors After acquiring the sensor signal of the upper row, the next row is selected and the upper row is not selected. By doing so, the signals detected by the sensors in the lower row can be read out. By repeating this at high speed, it is possible to perform parallel measurement of inspection objects using four integrated sensors. If 2 ⁇ 2 blocks are expanded to N ⁇ N blocks, N ⁇ N sensors can be measured in parallel.
- FIG. 5 shows the experimental results of the control gate voltage dependence of the channel current of the NMOS type nanopore FET sensor.
- transistor characteristics can be confirmed in which the channel current flows out or increases by increasing the gate voltage.
- the absolute values of the source current and the drain current are overlaid for each different chip.
- the figure shows nanopore FET sensors with different chips of the same design. Looking at the transistor characteristics of ChipA, ChipB, and ChipC, the control gate voltage (threshold voltage) from which the channel current flows is different. As a result of prototype evaluation of nanopore FET chip, it was found that the variation in threshold voltage was extremely large.
- the transistor characteristics shown in the figure are an example. Many chips manufactured in the same process have threshold voltages lower or higher than those of ChipA to ChipC. That is, there are nanopore transistors that do not turn on or off unless an unrealistic gate voltage is applied.
- the nanopore FET is a thin film channel transistor, and the current path is also concentrated on the channel side surface on the control gate side, so a quasi-one-dimensional thin current path flows on the channel side surface.
- Reference numeral 502 in FIG. 6 denotes a side wall portion of the channel.
- Reference numeral 501 denotes a fixed charge existing at the insulating film near the channel side wall or at the channel / insulating film interface.
- the arrows in the figure indicate how the current flows.
- the fixed charge is a negative charge and assuming an NMOS nanopore FET
- the current does not flow easily around the fixed charge, so that the current flows as shown in the figure, avoiding the fixed charge.
- the channel thickness is thick (a)
- the current flowing around the fixed charge is affected by the fixed charge, but the current far away from the fixed charge is less affected by the fixed charge. Therefore, the threshold shift of the transistor due to the fixed charge is small.
- the channel film thickness is small as shown in (b)
- most of the current passing through the channel is affected by the fixed charge, so the fluctuation of the threshold voltage due to the fixed charge is large.
- the amount of fixed charge and variations in location greatly affect the variation in threshold voltage.
- a side gate transistor generally contains an insulating film deposited by CVD in the insulating film between the gate and the channel (in the case of a transistor having a normal gate above the channel, the insulating film between the gate and the channel is thermally oxidized. Films) and insulating films deposited by CVD methods have more fixed charges and variations than thermal oxide films. Further, since the nanopore FET itself is a transistor having a pore in the vicinity of the channel, the pore side wall and the unbonded bond in the vicinity cause the fixed charge, and the amount and the place of the fixed charge vary greatly. Therefore, the threshold variation of this sensor becomes very large.
- a source, a drain, and a channel connecting the source and the drain are formed on an insulating film, and the control gate, or the control gate and the back gate are on the side surface of the channel, or Nano-sized holes that are formed on both side surfaces across the channel through an insulating film and pass the object to be inspected are close to the channel side surface on the control gate side or the side surface on the control gate side
- a plurality of sensors provided through the insulating film are disposed in the channel in the vicinity, and a selection transistor capable of electrically selecting / deselecting a detection signal output of the sensor is provided.
- a semiconductor device was constructed.
- a combination of circuits in which the selection transistors are individually connected to a source for outputting a channel current of each sensor is arranged in an array. Configured.
- the present invention further includes an amplifying transistor having a gate connected to a source that outputs a channel current of each sensor and a constant voltage source via a resistor,
- the semiconductor device is configured by connecting the selection transistors and arranging combinations of circuits individually connected to the sensors in an array.
- a plurality of the sensors are arranged in an array, and one selection transistor is provided for each row of the sensor array, and the drains of all the sensors arranged in each row.
- the semiconductor device described above is configured to perform control for acquiring a sensor signal for each row.
- an insulating film is deposited on a semiconductor substrate, polysilicon is deposited on the insulating film, and patterning is performed, so that the sensor source, drain, control gate, and A back gate region is formed, non-doped polysilicon is deposited and patterned to form a sensor channel, an insulating film is deposited, a region for forming a select transistor is etched, polysilicon is deposited, and patterning is performed.
- the source and drain regions of the select transistor are formed, non-doped polysilicon is deposited, the channel of the select transistor is formed by patterning, the gate insulating film of the select transistor is formed by thermal oxidation, and the polysilicon is formed.
- the gate electrode of the selective transistor is formed, the interlayer film, the wiring from each electrode part, the upper insulating film in the vicinity of the nanopore is etched, the semiconductor substrate on the back surface is etched, and finally the nanopore is removed from the sensor.
- a semiconductor device manufacturing method has been developed, which is characterized by being formed in the vicinity of a channel by etching.
- FIG. 6 is a diagram for explaining the reason why the threshold variation becomes very large due to variations in the amount and location of the fixed charge when there is a fixed charge in the insulating film near the channel side surface or at the insulating film / channel interface. 6 is a diagram illustrating a circuit including a selection transistor according to the first embodiment. FIG. It is a figure explaining the example which made the circuit of FIG. 7 of Example 1 into an array. (a) It is the top view of 1 set of nanopore FET of Example 1, and a selection transistor.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. 6 is a diagram illustrating a process of a method for manufacturing a semiconductor device according to Example 1.
- FIG. (a) It is a figure explaining the circuit of the form which paralleled the selection transistor provided with the charge storage layer of Example 4, and the sensor selected.
- FIG. 10 is a diagram for explaining a circuit in which a selection transistor T1 and a memory transistor T3 are connected in series instead of the selection transistor provided with the charge storage layer of the fourth embodiment. It is a schematic diagram explaining the structure without a gate of the nanopore FET sensor of Example 5.
- FIG. 10 is a diagram illustrating an example of a circuit according to a fifth embodiment. It is a figure explaining the example of the circuit which provided the selection transistor and amplification transistor of the form of Example 5 in the sensor.
- FIG. 16 is a diagram illustrating an example in which one sensor in the form of Example 6 is associated with one peripheral signal processing circuit and all sensors are read simultaneously.
- a source that discharges a channel current of a nanopore FET sensor (hereinafter, a nanopore FET sensor integrated on a semiconductor chip is called a nanopore FET) It is preferable to provide a switching element in series, and to select / deselect the integrated nanopore FET 110 by ON / OFF of the switching element.
- a back gate is shown, but it is also effective when there is no back gate.
- FIG. 7 shows a part of a circuit diagram according to the embodiment of the present invention.
- T1 is a selection transistor
- 601 is a readout line (bit line)
- 603 is a wiring (word line) for applying a voltage to the gate of the selection transistor
- 602 is a drain of the nanopore FET
- 604 and 605 are controls of the nanopore FET This wiring applies a voltage to the gate and the back gate.
- the selection transistor is not a transistor having a large threshold variation such as a nanopore FET, but a normal-structure FET having a gate immediately above the gate insulating film (referred to as a vertical gate FET in this specification).
- the vertical gate FET is most suitable for a selection transistor having a switching function because it is highly reliable, has a good OFF characteristic, and has little variation due to the maturation of the conventional semiconductor process.
- FIG. 8 shows a 2 ⁇ 2 array as an example in which the circuit of FIG. 7 is arrayed. It goes without saying that this can generally be expanded to an N ⁇ N array.
- the operation will be described with reference to FIG. The operation when the upper row is selected and the lower row is not selected will be described.
- all FETs including nanopore FETs are described as NMOS.
- the voltage relationship between the wirings 606 and 607 is set to 606 ⁇ 607
- the voltage relationship between 608 and 609 is set to 608 ⁇ 609
- 610 is set higher than 607 and 609
- 611 is set higher than 607 and 609.
- a detection current flows through the nanopore FETs in the upper row and the channel of the selection transistor, and the current flows through the bit lines 606 and 608 to the peripheral signal processing circuit.
- 613 is set to a voltage lower than that of 606 and 608 so that no current flows through the selection transistors in the lower row.
- FIG. 9 (a) shows a top view of one set of nanopore FET and selection transistor
- Fig. 9 (b) shows a cross-sectional view along A-A '.
- FIG. 9A is a diagram in which the insulating film located above the channel of the nanopore FET is excluded for easy understanding.
- Reference numeral 701 is an insulating film
- 702 is a wiring
- 703 is a nanopore FET drain
- 704 is a nanopore FET channel
- 705 is a nanopore FET source
- 706 is a selection transistor drain
- 707 is a selection transistor source
- 708 is a selection transistor 709 is a control gate of the nanopore FET
- 710 is a back gate of the nanopore FET
- 750 is a gate of the selection transistor
- 760 is a contact portion to the gate, source, and drain
- 106 is a nanopore.
- the wirings running in the vertical and horizontal directions are connected to the peripheral signal processing circuit while dropping contacts to the respective electrodes according to the circuit diagram shown in FIG.
- the solution containing the DNA to be detected exists above and below the insulating film 701 when the nanopore FET sensor 100 is in operation, and when the DNA passes through the nanopore, the channel current value is a signal difference of four bases.
- the four types of bases are identified by changing the current according to the current and reading the change.
- the selection transistor of the nanopore FET is a vertical gate FET with high reliability, little variation, and good OFF characteristics.
- the number of processes will be reduced, leading to cost merit and manufacturing time reduction.
- the thin-film side gate transistor has a large threshold variation and is not suitable as a selection transistor. It is useful to use a vertical gate transistor that has high reliability, low variation, and good OFF characteristics, separately from the nanopore FET.
- FIG. 14 to FIG. 27 show an example of a manufacturing method of the nanopore FET sensor device provided with the selection transistor shown in FIG. The process flow will be described using the A-A ′ cross section of FIG. Further, peripheral circuits outside the sensor array for processing detection signals from the respective electrodes are formed before forming the sensor array (the following process).
- a silicon nitride film 902 and a silicon oxide film 903 are deposited on a Si substrate 901.
- N-type polysilicon is deposited and patterned to form a source and drain region 904 of the nanopore FET, and an opposite position between the source and drain region 904 (not shown). Control gate and back gate regions are formed.
- non-doped polysilicon is deposited and patterned to form a nanopore FET channel 905.
- silicon oxide films 906 and 908 and silicon nitride films 907 and 909 are deposited.
- the silicon oxide films 906 and 908 and the silicon nitride films 907 and 909 where the select transistor is to be formed are etched.
- N-type polysilicon is deposited and patterned to form source / drain regions 910 of the select transistor.
- non-doped polysilicon 911 is deposited and patterned to form a channel of the select transistor.
- a gate insulating film 912 of the selection transistor is formed by thermal oxidation.
- N-type polysilicon is deposited and patterned to form the gate electrode 913 of the select transistor.
- a silicon nitride film 914 is deposited as an interlayer film and planarized by the CMP method.
- (11) As shown in FIG. 24, a contact hole is formed in each electrode portion of the selection transistor and nanopore FET, wiring material is deposited, planarized by CMP, and wiring material is deposited. And a wiring connecting the drain of the selection transistor, a wiring connecting the control gate of the nanopore FET to the peripheral circuit, a wiring connecting the back gate to the peripheral circuit, and a wiring connecting the gate of the selection transistor to the peripheral circuit.
- the silicon nitride film 920 is flattened by the CMP method, and the upper part of the wiring part extending from the drain of the nanopore FET and the wiring part protruding from the source of the selection transistor Insulating film is removed by etching, wiring material is deposited, planarized by CMP method, then wiring material is deposited, wiring connecting from the drain of the nanopore FET to the peripheral circuit, and connecting from the source of the selection transistor to the peripheral circuit A wiring is patterned and formed.
- a silicon nitride film 921 is deposited as an interlayer film and planarized by the CMP method.
- a selection transistor can be provided for each row.
- a potential difference is provided between 674 and 637, 674 and 638, and 674 and 639.
- 674> 637, 674> 638, and 674> 639 are set.
- a voltage higher than 674 (671> 674) is applied to 671.
- 641 and 642 apply a gate voltage that allows a channel current optimal for detection of the nanopore FET to flow. By doing so, a detection current flows from the sensor in the uppermost row, and it flows to the peripheral circuit portion through the readout lines 637, 638, 639. By doing so, the sensor in the top row can be selected.
- the gate voltage of 672,673 is set to 672 ⁇ 643, 672 ⁇ 675, or 673 ⁇ 646, 673 ⁇ 676, and the selection transistor part is turned OFF, so that no current flows in the channel of the nanopore FET Like that.
- the sensors in the middle row and the bottom row can be deselected.
- the sensor signal can be acquired for each row. According to this method, only one selection transistor is required for each row, which is effective in reducing the area when integrating the sensor.
- the configuration described in the present embodiment is effective for a general N ⁇ N sensor array.
- the cause of noise for the detection signal is not only the noise caused by the leakage current from the non-selected sensor described in the above embodiment, but also the influence of the surrounding environment while the detection current flows through the readout wiring to the peripheral signal processing circuit. There is also noise.
- the nanopore FET sensor measurement is performed in a state where the outside of the insulating film located above and below the sensor is filled with an aqueous solution containing DNA. For this reason, unlike a normal device module that measures in the atmosphere, localization / non-localization of ions in the solution occur in the vicinity of the readout wiring, and as a result, there is a high possibility that noise will appear in the detected current flowing in the readout wiring.
- the detection current amount and the detection current difference between the four types of bases can be made larger than the noise value placed on the readout line, and the noise picked up by the influence of the surrounding environment on the readout line is detected or detected. It can be made relatively smaller than the difference (the S / N ratio can be increased). As a result, measurement accuracy is improved.
- FIG. 10 shows a structure in which an amplification mechanism is provided between the readout line and the nanopore FET.
- T2 is an amplification transistor
- T1 is a selection transistor.
- the gate of the amplification transistor T2 is connected to the source of the nanopore FET and the wiring 621.
- the wiring 621 is connected to a constant voltage source (for example, Ground), and there is a resistance between the constant voltage source and the gate. This resistance is preferably about the same as the channel resistance when detecting with a nanopore FET.
- ⁇ Provide a potential difference between 616 and 617 when reading the sensor. For example, 617 ⁇ 616. Then, 619 is set to a higher voltage than 616 and 617. By doing so, the selection transistor T1 is turned ON. A potential difference is provided between 621 and 618. For example, 621> 618. A gate voltage is applied to 620 and 622 so that a channel current optimal for detection flows through the nanopore FET.
- the channel resistance of the nanopore FET varies depending on the type of the object to be inspected and the type of the four bases.
- the potential of the circled portion 690 changes depending on the type of the object to be inspected and the type of the four bases.
- the signal detected from the nanopore FET during DNA detection is 100 nA at most, as estimated from the results of the experiment described in Example 1 (FIG. 5). And the electric current difference by 4 types of bases is the value below it.
- the detected current amount directly discharged from the nanopore FET and four types can be increased, and the S / N ratio can be increased.
- the amplification transistor can increase the transistor current difference due to the gate voltage difference as the S value (subthreshold coefficient) is smaller. That is, the potential difference generated by the four bases generated in the 690 portion can be converted into a large current difference.
- the vertical gate transistor can make the insulation film thickness between the channel and the gate as very small as 3 nm or less, and the S value is extremely small. Therefore, as shown in FIG. 12, it is desirable to form the amplification transistor with a vertical gate structure.
- FIG. 11 shows a 2 ⁇ 2 array as an example in which the circuit of FIG. 10 is arrayed. It goes without saying that this can generally be expanded to an N ⁇ N array.
- the upper row is selected, voltages satisfying 631>623> 624 and 631>630> 629 are applied.
- the voltage relationship between 632, 633 and 625, 626 and the voltage relationship between 632, 633 and 627, 628 are adjusted so that the detection current flows through the nanopore FET in the upper row.
- the gate potential of the amplification transistor changes for each object to be detected, and the change in the gate potential is amplified by the channel current of the amplification transistor and sent to the readout lines 623 and 630 through the channel of the selection transistor.
- the lower line of the non-selection sets the gate 634 of the selection transistor to a voltage lower than 623, 630, 625, and 628 so that the signal from the nanopore FET does not flow to the readout line.
- FIG. 12 (a) shows a top view of one set of nanopore FET, selection transistor, and amplification transistor
- Fig. 12 (b) shows a B-B 'cross-sectional view.
- FIG. 12A is a diagram in which the insulating film located above the channel of the nanopore FET is excluded for easy understanding.
- 701 is an insulating film
- 702 is a wiring
- 703 is a nanopore FET drain
- 704 is a nanopore FET channel
- 705 is a nanopore FET source
- 709 is a nanopore FET control gate
- 710 is a nanopore FET back gate
- 712 is Amplification transistor drain
- 713 is amplification transistor gate
- 715 is amplification transistor source and selection transistor drain
- 717 is selection transistor source
- 718 is selection transistor gate
- 106 is nanopore
- 760 is gate, source, drain It has become a contact part.
- the wiring running in the vertical and horizontal directions is connected to the peripheral signal processing circuit while dropping the contact to each electrode according to the circuit diagram shown in FIG.
- the solution containing the DNA to be detected exists above and below the insulating film 701 when the nanopore FET sensor 100 is in operation, and when the DNA passes through the nanopore, the channel current value is a signal difference of four bases.
- the four types of bases are identified by changing the current according to, and reading the change.
- FIG. 28 shows a diagram in which a selection transistor and a selected sensor are arranged in parallel. Sensors are represented by 698 and 699. Like 698, a sensor with a pattern is a sensor that normally outputs a signal for an inspection object. On the other hand, a white sensor such as 699 is a defective sensor that does not normally output a signal. Now, as shown in FIG. 28, when the non-defective sensor and the defective sensor are mixed, if the sensor signal is sequentially sent to the readout line for each line and detected, the defective sensor signal is also detected collectively. Therefore, the total detection time is lost by the amount of defective sensors. Therefore, as shown in FIG. 28, it is effective to select non-defective sensors that measure only one or less in one row and collectively detect the non-defective sensors selected in all rows.
- the selection transistor is a memory transistor in which a charge storage layer is provided between the gate and the channel, and the selection transistor associated with the defective sensor stores electrons if it is NMOS, It is effective to prevent a current from flowing between the sensor and the readout line even when a voltage for turning on the selection transistor is applied.
- Each sensor is accessed in advance, and whether or not a current suitable for detection is output from the sensor is measured and memorized for each sensor.
- Readout lines 649-653 and gates are connected to the defective sensor selection transistor. Charge is stored by applying voltage to 655-660.
- a method of injecting charges there is a method of storing charges by flowing a tunnel current from a channel to an insulating film using a gate and readout line voltage difference. By doing this, it is possible to read several lines at a time as compared to reading signals sequentially while selecting each line, leading to a reduction in total detection time and an improvement in throughput. Also, if the signal change time of the sensor that the detection target exerts is short, if you call it sequentially while selecting each row, the signal change of that sensor will be performed when the sensor in a row is not selected. There is a possibility of missing. However, the possibility can be reduced by detecting several lines at once as in this embodiment.
- the sensor shown in the present embodiment is applicable not only to the nanopore FET but also to a general sensor.
- the selection transistor and the memory transistor may be provided separately. That is, as shown in FIG. 29, the selection transistor T1 and the memory transistor T3 may be arranged in series between the readout line and the sensor (the order may be reversed).
- FIG. 30 shows a structure without a gate of the nanopore FET sensor, and reference numerals 20 and 21 denote gate electrodes for driving the FETs arranged in the solution.
- the detection method is to detect a channel current change when DNA passes through the nanopore, and is the same as the gated nanopore FET sensor in that respect. Unlike gated nanopore FET sensors, the current does not flow concentrically in the channel to the pore side, so gated nanopore FET sensors have better sensitivity. On the other hand, since the channel is a thin film, there is a problem that the variation in threshold value is large even if it is not as large as the gated nanopore FET sensor in which the current is concentrated on the pore side.
- FIG. 31 shows a circuit diagram.
- 606 and 608 are readout lines
- 660 is a gate electrode in solution (corresponding to 20 and 21 in FIG. 30)
- 610 and 613 are gate electrodes of selection transistors
- 607 and 609 are drain electrodes of the sensor. Since the operation method is as shown in the previous embodiments, it will not be repeated here.
- FIG. 32 shows a circuit diagram in which a selection transistor and an amplification transistor are provided in a sensor.
- 670 is a gate electrode in solution (corresponding to 20 and 21 in FIG. 30)
- 631 and 634 are gate electrodes of selection transistors
- 630 and 623 are readout lines
- 624 and 629 are drains of amplification transistors. Since the operation method is as shown in the previous embodiments, it will not be repeated here.
- the selection transistor and the amplification transistor are preferably composed of vertical gate transistors for the reasons described in the above embodiments.
- FIG. 33 shows a top surface layout of the sensor array in which the sensor can be read out.
- FIG. 33 in FIG. 33 is a peripheral signal processing circuit portion for one sensor.
- 1002,1003,1004 Reference numeral 1005 denotes the source, gate, drain, and back gate of the nanopore FET.
- the area of one peripheral signal processing circuit part is large for one sensor. Therefore, the area of the sensor + peripheral signal processing circuit is dominated by the area of the peripheral signal processing circuit. Therefore, the area of the sensor module can be reduced by arranging the peripheral signal processing circuits in a twisted manner as shown in the figure.
- the nanopore FET sensor has been described as being formed of NMOS. However, based on the same principle, it may be formed of PMOS.
- Nanopore FET 200 DNA 501 Fixed charge 502 Channel side surface 601, 606, 608, 616, 623, 630, 649, 650, 651, 652, 653, 654, 674, 675, 676 Read line 602, 607, 609, 626, 627, 637, 638 639, wirings 640, 643, 646 connected to the drain of the nanopore FET, wirings 603, 610, 613, 619, 631, 634, 655, 656, 657, 658, 659, 660, 661, 671, 672 connected to the source of the nanopore FET 673, wirings 604, 611, 614, 620, 632, 635, 641, 644, 647 connected to the gate of the selection transistor wirings 605, 612, 615, 622, 633, 636, 642, 645, connected to
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Life Sciences & Earth Sciences (AREA)
- Chemical & Material Sciences (AREA)
- Health & Medical Sciences (AREA)
- Molecular Biology (AREA)
- Proteomics, Peptides & Aminoacids (AREA)
- Ceramic Engineering (AREA)
- Organic Chemistry (AREA)
- Analytical Chemistry (AREA)
- Biochemistry (AREA)
- General Health & Medical Sciences (AREA)
- Immunology (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Zoology (AREA)
- Wood Science & Technology (AREA)
- Electrochemistry (AREA)
- Pathology (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Biotechnology (AREA)
- Microbiology (AREA)
- Biophysics (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Bioinformatics & Cheminformatics (AREA)
- General Engineering & Computer Science (AREA)
- Genetics & Genomics (AREA)
- Investigating Or Analyzing Materials By The Use Of Electric Means (AREA)
- Thin Film Transistor (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
上記デバイスの集積化を考えた際、集積効率の向上(単位面積あたりのセンサ数の向上)を考えると、各センサのソース、ドレイン、ゲートから一本ずつ独立に配線を引き出した場合、集積効率は極めて悪い。よって共通化できる配線を共通化して占有面積の低減を図ることが考えられる。そうすると図4のようなアレイ構成が一般的に思いつくところである。図4(a)は、2×2個のセンサアレイを例示している。すなわち、行方向のコントロールゲートおよびバックゲートへの配線(L5~L8)を共通化し、列方向のソース, ドレインへの配線を共通化する。そして、上の行の信号を読み出す際(選択)、ナノポアFETセンサをNMOSで形成した場合は、L5,L6のゲート電圧をL1~L4の電圧よりも高くし、L1-L2間,L3-L4間の電圧差を設けておくことで、ナノポアFETのチャネルに電流が流れ、DNAの検出ができ、その電流をL1,L3の配線を通って周辺回路(アンプ部など)へ送り出す。一方で、下の行のナノポアFETセンサには、L7,L8にかける電圧をL1~L4にかける電圧よりも低くしてチャネル電流が流れないようにしておく(非選択)。こうすることで、上の行に位置するセンサからの信号のみを検出できる。上の行のセンサの信号を取得した後、次は下の行を選択して上の行を非選択とする。こうすることで、下の行のセンサで検出された信号を読み出すことができる。これを高速で繰り返すことで、集積化した4センサをもちいての検査対象物の並列計測が可能となる。2×2個のブロックをN×N個のブロックに拡張すれば、N×N個のセンサの並列計測が可能となる。
ナノポアFETは、薄膜チャネルのトランジスタであり、電流パスもコントロールゲート側のチャネル側面に集中するため、擬1次元的な細い電流パスがチャネル側面に流れる。そのため、チャネル側面近傍の絶縁膜中もしくは絶縁膜/チャネル界面に固定電荷が存在する場合、その固定電荷の量や場所のばらつきによって、しきい値バラつきは非常に大きくなる。図6を用いてその理由を説明する。図6の502は、チャネルの側壁部を示す。また501は、チャネル側壁近傍の絶縁膜もしくはチャネル/絶縁膜界面に存在する固定電荷を示している。また図中の矢印は、電流の流れ方を示している。いま、固定電荷を負の電荷とし、NMOSのナノポアFETを仮定すると、固定電荷の周りに電流は流れにくくなるので、図のような、固定電荷を避けたような電流の流れ方となる。チャネル膜厚が厚い場合(a)は、固定電荷の周りを流れる電流は固定電荷の影響を受けるが、そこから遠く離れたところの電流は、固定電荷の影響が少ない。よって固定電荷によるトランジスタのしきい値シフトも小さい。一方で、(b)に示すような、チャネル膜厚が薄い場合は、チャネルを通過する電流の大部分が固定電荷の影響を受けるので、固定電荷があることによるしきい値電圧の変動は大きく、固定電荷の量や場所のバラつきは、しきい値電圧のばらつきに大きく影響する。
このようなナノポアFETセンサを図4(a)のように集積化した際、しきい値電圧が低くOFF特性の悪いセンサが問題である。そのセンサを非選択にしようとして、OFF電圧として設定した電圧を印加したとしても、OFFできずにそこからリーク電流が流れてきてしまう。このリーク電流は、選択しているセンサから出てくる信号と混ざるため、ノイズ要因である。
ナノポアFETセンサは、薄膜チャネルを用いているため検出電流値は小さく、その中で更に小さい4種塩基の信号差を見分ける必要がある。そのため、非選択セルからのリーク電流によるノイズは信号解析精度を深刻に低下させる。
よって課題は、ナノポアFETセンサを集積化したときに、選択したセンサからの検出電流を如何にノイズ要因を排除して読み取るかである。
図7のT1は、選択トランジスタ、601は読み出し線(ビット線)、603は選択トランジスタのゲートに電圧を印加する配線(ワード線)、602はナノポアFETのドレイン、604、605はナノポアFETのコントロールゲートならびにバックゲートに電圧を印加する配線である。
(2)図15に示す通り、N型ポリシリコンを堆積し、パターニングすることでナノポアFETのソース、ドレイン領域904、および図には示されないがソース、ドレイン領域904の間に前後した対向位置にコントロールゲート、バックゲート領域を形成する。
(3)図16に示す通り、ノンドープポリシリコンを堆積し、パターニングすることでナノポアFETのチャネル905を形成する。
(5)図18に示す通り、選択トランジスタが形成される部分のシリコン酸化膜906,908、シリコン窒化膜907,909をエッチングする。
(6)図19に示す通り、N型ポリシリコンを堆積し、パターニングすることで選択トランジスタのソース、ドレイン領域910を形成する。
(8)図21に示す通り、熱酸化により、選択トランジスタのゲート絶縁膜912を形成する。
(9)図22に示す通り、N型ポリシリコンを堆積しパターニングすることで、選択トランジスタのゲート電極913を形成する。
(11)図24に示す通り、選択トランジスタおよびナノポアFETの各電極部にコンタクトホールを形成し、配線材料を堆積した後、CMPにより平坦化して、また配線材料を堆積した後、ナノポアFETのソースと選択トランジスタのドレインを繋ぐ配線、ナノポアFETのコントロールゲートから周辺回路へ繋がる配線、バックゲートから周辺回路へ繋がる配線、選択トランジスタのゲートから周辺回路へ繋がる配線をパターニングし形成する。
(13)図26に示す通り、層間膜としてシリコン窒化膜921を堆積し、CMP法で平坦化する。
(14)図27に示す通り、ナノポアを形成する近傍の上部の絶縁膜の一部をエッチング922し、裏面のSi基板をKOH水溶液でエッチングし、最後にナノポアをチャネル近傍にエッチングにより形成する。
このようにすることで、熱酸化膜をゲート酸化膜とする高信頼、低ばらつき、OFF特性良好な垂直ゲートトランジスタを、ナノポアFETの選択トランジスタとして設けることが出来る。
例えば上の行を選択する場合、631>623>624、631>630>629となる電圧を印加する。また632,633と625,626の電圧関係ならびに632,633と627,628の電圧関係を調整して、上の行のナノポアFETに検出電流が流れるようにする。そうすることで、増幅トランジスタのゲート電位が検出対象物ごとに変化し、そのゲート電位の変化は増幅トランジスタのチャネル電流で増幅され、選択トランジスタのチャネルを通って読み出し線623,630へ送り出される。
一方、非選択の下行は、選択トランジスタのゲート634を、623,630,625,628よりも低い電圧にしておき、ナノポアFETからの信号が読み出し線に流れないようにしておく。
こうすることで、1行ごとに選択しながら逐次的に信号を読んでいくときに比べ、数行を一括して読めるので、トータルの検出時間の短縮に繋がり、スループットの向上が出来る。また、検出対象物が及ぼすセンサの信号変化の時間が短い場合、1行ごとに選択しながら逐次的に呼んでいくと、ある行のセンサを非選択にしているときに、そのセンサの信号変化を見逃す可能性がある。しかしながら本実施例のように、数行を一括して検出することで、その可能性を減らすことができる。
また、本実施例では選択トランジスタにメモリ機能も兼ね備えさせた例を示しているが、選択トランジスタとメモリトランジスタを別に設けても良い。つまり図29に示すとおり、読み出し線とセンサの間に選択トランジスタT1とメモリトランジスタT3を直列に並べてもよい(順番は逆も可能)
1005はナノポアFETのソース、ゲート、ドレイン、バックゲートである。1センサに対して1周辺信号処理回路部分の面積は大きい。そのため、センサ+周辺信号処理回路の面積は、周辺信号処理回路の面積が支配的となる。そのため、周辺信号処理回路を図のようにツイスト状に並べることで、センサモジュールの面積縮小を可能にする。
100 ナノポアFETセンサ
101 チャネル
102 コントロールゲート
103 ソース
104 ドレイン
105 バックゲート
106 ポア
107 コンタクト、配線
108 絶縁膜
110 ナノポアFET
200 DNA
501 固定電荷
502 チャネル側面
601,606,608,616, 623,630、649、650、651、652、653、654,674,675,676 読み出し線
602,607,609、626、627、637、638、639 ナノポアFETのドレインに繋がる配線
640、643、646 ナノポアFETのソースに繋がる配線
603,610,613,619、631、634、655、656、657、658、659、660、661、671、672、673 選択トランジスタのゲートに繋がる配線
604, 611,614,620、632、635、641、644,647 ナノポアFETのコントロールゲートに繋がる配線
605,612,615,622、633、636、642、645、648 ナノポアFETのバックゲートに繋がる配線
617、624、629増幅トランジスタのドレインに繋がる配線
621、625、628増幅トランジスタのゲートに繋がる配線
660、670 溶液中ゲート電極
701 絶縁膜
702 配線
703 ナノポアFETドレイン
704 ナノポアFETチャネル
705 ナノポアFETソース
706 選択トランジスタドレイン
707 選択トランジスタソース
708 選択トランジスタチャネル
709 ナノポアFETコントロールゲート
710 ナノポアFETバックゲート
712 増幅トランジスタドレイン
713 増幅トランジスタゲート
714 増幅トランジスタチャネル
715 増幅トランジスタソース
716 選択トランジスタチャネル
717 選択トランジスタソース
718 選択トランジスタゲート
750 選択トランジスタゲート
760 コンタクト
901 シリコン基板
902 シリコン窒化膜
903 シリコン酸化膜
904 ポリシリコン
905 ポリシリコン
906 シリコン酸化膜
907 シリコン窒化膜
908 シリコン酸化膜
909 シリコン窒化膜
910 ポリシリコン
911 ポリシリコン
912 シリコン酸化膜
913 ポリシリコン
914,920、921 絶縁膜
915、916、917、918、919 配線
921 ナノポア形成用のエッチング穴
1001 周辺信号処理回路
1002 ナノポアFETソース
1003 ナノポアFETコントロールゲート
1004 ナノポアFETドレイン
1005 ナノポアFETバックゲート
Claims (10)
- 絶縁膜上にソース、ドレイン、前記ソースと前記ドレイン間を繋ぐチャネルが形成され、
コントロールゲート、またはコントロールゲートとバックゲートが前記チャネル側面側に、または前記チャネルを挟んで両側面側に絶縁膜を介して形成され、
被検査物を通過させるためのナノサイズの孔が、前記コントロールゲート側の前記チャネル側面に近接して、または前記コントロールゲート側の側面近傍の前記チャネル中に、前記絶縁膜を貫通して設けられているセンサを複数配置して、
当該センサの検出信号出力を電気的に選択/非選択可能な選択トランジスタを備えていることを特徴とする半導体装置。 - 前記各センサのチャネル電流を出力するソースに前記選択トランジスタを個別に接続した回路の組合せをアレイ状に配置したことを特徴とする請求項1に記載の半導体装置。
- 前記各センサのチャネル電流を出力するソースと、および抵抗を介して定電圧源とにゲートが接続された増幅トランジスタを更に備え、
前記増幅トランジスタと前記選択トランジスタとを接続して、前記各センサと個別に接続した回路の組合せをアレイ状に配置したことを特徴とする請求項1に記載の半導体装置。 - 複数の前記センサがアレイ状に配置され、
前記選択トランジスタをセンサアレイの行ごとに1個ずつ設けて、各行に配置された全てのセンサのドレインを共通して該当行に配置された前記選択トランジスタと接続して、
選択する行の選択トランジスタのゲートに選択の電圧を印加し、それ以外の行の選択トランジスタのゲートに非選択の電圧を印加することによって行ごとにセンサの信号を取得する制御を行う構成としたことを特徴とする請求項1に記載の半導体装置。 - 前記選択トランジスタは、ゲートとチャネルの間に電荷蓄積層を設けたメモリトランジスタとして構成され、
前記センサと前記選択トランジスタとを1個ずつ接続した組合せをアレイ状に配置して、
各センサを稼働した良否の結果に基づき、不良のセンサに接続する選択トランジスタの電荷蓄積層に電圧印加によって電荷を溜め込んで非選択状態とする構成として、
各列に複数の良センサの出力が重ならない範囲において、数行のセンサ群を一括して読み込みを可能とする構成としたことを特徴とする請求項1に記載の半導体装置。 - 前記電荷蓄積層を設けた選択トランジスタに代えて、電荷蓄積層を設けない選択トランジスタとメモリトランジスタを直列に並べる構成としたことを特徴とする請求項5に記載の半導体装置。
- 前記選択トランジスタ、および前記増幅トランジスタは、垂直ゲートトランジスタで構成されていることを特徴とする請求項1乃至請求項6のいずれかの請求項に記載の半導体装置。
- 前記センサのコントロールゲートとバックゲートを形成することに代えて、被検査物が含まれた溶液内に浸漬した際に、溶液中に配置されたFETを駆動するためのゲート電極によってチャネル電流を制御するゲート無し構造としたことを特徴とする請求項1に記載の半導体装置。
- 前記複数のセンサの各電極(ソース、ドレイン、コントロールゲート、バックゲート)からの配線を共通化せずに、各センサに対応した周辺回路へ個別に配線を形成して、選択トランジスタを設けずに、全センサを一括して検出可能とする構成としたことを特徴とする請求項1に記載の半導体装置。
- 半導体基板上に絶縁膜を堆積し、
前記絶縁膜上にポリシリコンを堆積して、パターニングすることにより、センサのソース、ドレイン、コントロールゲート、およびバックゲート領域を形成し、
ノンドープポリシリコンを堆積し、パターニングすることによりセンサのチャネルを形成し、
絶縁膜を堆積後、選択トランジスタを形成する領域をエッチングを行い、
ポリシリコンを堆積して、パターニングすることにより、選択トランジスタのソース、ドレイン領域を形成し、
ノンドープポリシリコンを堆積し、パターニングすることにより選択トランジスタのチャネルを形成し、
熱酸化により選択トランジスタのゲート絶縁膜を形成し、
ポリシリコンを堆積して、パターニングすることにより、選択トランジスタのゲート電極を形成し、
層間膜、各電極部からの配線を形成し、
ナノポアを形成する近傍の上部の絶縁膜をエッチングし、裏面の半導体基板をエッチングし、最後にナノポアをセンサのチャネル近傍にエッチングにより形成することを特徴とする半導体装置の製造方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/895,923 US10030266B2 (en) | 2013-06-27 | 2013-06-27 | Semiconductor device and manufacturing method thereof |
PCT/JP2013/067723 WO2014207877A1 (ja) | 2013-06-27 | 2013-06-27 | 半導体装置およびその製造方法 |
JP2015523762A JP6154011B2 (ja) | 2013-06-27 | 2013-06-27 | 半導体装置およびその製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2013/067723 WO2014207877A1 (ja) | 2013-06-27 | 2013-06-27 | 半導体装置およびその製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2014207877A1 true WO2014207877A1 (ja) | 2014-12-31 |
Family
ID=52141276
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2013/067723 WO2014207877A1 (ja) | 2013-06-27 | 2013-06-27 | 半導体装置およびその製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US10030266B2 (ja) |
JP (1) | JP6154011B2 (ja) |
WO (1) | WO2014207877A1 (ja) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016038367A (ja) * | 2014-08-07 | 2016-03-22 | 渡辺 浩志 | 半導体バイオセンサー |
US9988678B2 (en) | 2015-10-26 | 2018-06-05 | International Business Machines Corporation | DNA sequencing detection field effect transistor |
US10024818B2 (en) | 2016-06-17 | 2018-07-17 | Qualcomm Incorporated | Biasing of an ionic current sensor |
JP2020520446A (ja) * | 2017-04-19 | 2020-07-09 | エフ.ホフマン−ラ ロシュ アーゲーF. Hoffmann−La Roche Aktiengesellschaft | フェーズドナノポアアレイ |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10096631B2 (en) * | 2015-11-30 | 2018-10-09 | Semiconductor Energy Laboratory Co., Ltd. | Signal processing circuit and semiconductor device including the signal processing circuit |
US20230112203A1 (en) * | 2021-09-30 | 2023-04-13 | Illumina, Inc. | Isolation of cells in a nanopore sensor array |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000055874A (ja) * | 1998-08-03 | 2000-02-25 | Horiba Ltd | Isfetアレイ |
WO2003087798A1 (en) * | 2002-04-12 | 2003-10-23 | Seiko Epson Corporation | Sensor cell, biosensor, capacitive device manufacturing method, biological reaction detection method, and gene analyzing method |
JP2005077210A (ja) * | 2003-08-29 | 2005-03-24 | National Institute For Materials Science | 生体分子検出素子及びそれを用いた核酸解析方法 |
JP2006503279A (ja) * | 2002-10-14 | 2006-01-26 | インフィネオン テクノロジーズ アクチエンゲゼルシャフト | センサ配置およびセンサ配置の駆動方法 |
JP2009250611A (ja) * | 2008-04-01 | 2009-10-29 | Taiyosha Electric Co Ltd | 硫化検出センサ、硫化検出回路及び硫化検出センサの製造方法 |
WO2010125717A1 (ja) * | 2009-04-27 | 2010-11-04 | シャープ株式会社 | 化学センサ |
US20100327847A1 (en) * | 2007-09-12 | 2010-12-30 | President And Fellows Of Harvard College | High-Resolution Molecular Sensor |
US20110133255A1 (en) * | 2008-08-20 | 2011-06-09 | Nxp B.V. | Apparatus and method for molecule detection using nanopores |
JP2012202864A (ja) * | 2011-03-25 | 2012-10-22 | Rohm Co Ltd | Isfetおよびisfetアレイ |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1497637A4 (en) | 2002-04-10 | 2006-02-08 | Bristol Myers Squibb Co | SAMPLE HOLDER WITH HIGH-RATE X-RAY DIFFRACTION FILTER |
-
2013
- 2013-06-27 US US14/895,923 patent/US10030266B2/en active Active
- 2013-06-27 JP JP2015523762A patent/JP6154011B2/ja not_active Expired - Fee Related
- 2013-06-27 WO PCT/JP2013/067723 patent/WO2014207877A1/ja active Application Filing
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000055874A (ja) * | 1998-08-03 | 2000-02-25 | Horiba Ltd | Isfetアレイ |
WO2003087798A1 (en) * | 2002-04-12 | 2003-10-23 | Seiko Epson Corporation | Sensor cell, biosensor, capacitive device manufacturing method, biological reaction detection method, and gene analyzing method |
JP2006503279A (ja) * | 2002-10-14 | 2006-01-26 | インフィネオン テクノロジーズ アクチエンゲゼルシャフト | センサ配置およびセンサ配置の駆動方法 |
JP2005077210A (ja) * | 2003-08-29 | 2005-03-24 | National Institute For Materials Science | 生体分子検出素子及びそれを用いた核酸解析方法 |
US20100327847A1 (en) * | 2007-09-12 | 2010-12-30 | President And Fellows Of Harvard College | High-Resolution Molecular Sensor |
JP2009250611A (ja) * | 2008-04-01 | 2009-10-29 | Taiyosha Electric Co Ltd | 硫化検出センサ、硫化検出回路及び硫化検出センサの製造方法 |
US20110133255A1 (en) * | 2008-08-20 | 2011-06-09 | Nxp B.V. | Apparatus and method for molecule detection using nanopores |
WO2010125717A1 (ja) * | 2009-04-27 | 2010-11-04 | シャープ株式会社 | 化学センサ |
JP2012202864A (ja) * | 2011-03-25 | 2012-10-22 | Rohm Co Ltd | Isfetおよびisfetアレイ |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016038367A (ja) * | 2014-08-07 | 2016-03-22 | 渡辺 浩志 | 半導体バイオセンサー |
US9988678B2 (en) | 2015-10-26 | 2018-06-05 | International Business Machines Corporation | DNA sequencing detection field effect transistor |
US10246745B2 (en) | 2015-10-26 | 2019-04-02 | International Business Machines Corporation | DNA sequencing detection field effect transistor |
US10024818B2 (en) | 2016-06-17 | 2018-07-17 | Qualcomm Incorporated | Biasing of an ionic current sensor |
JP2020520446A (ja) * | 2017-04-19 | 2020-07-09 | エフ.ホフマン−ラ ロシュ アーゲーF. Hoffmann−La Roche Aktiengesellschaft | フェーズドナノポアアレイ |
JP7005654B2 (ja) | 2017-04-19 | 2022-01-21 | エフ.ホフマン-ラ ロシュ アーゲー | フェーズドナノポアアレイ |
Also Published As
Publication number | Publication date |
---|---|
US20160122815A1 (en) | 2016-05-05 |
US10030266B2 (en) | 2018-07-24 |
JPWO2014207877A1 (ja) | 2017-02-23 |
JP6154011B2 (ja) | 2017-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6154011B2 (ja) | 半導体装置およびその製造方法 | |
US11008611B2 (en) | Double gate ion sensitive field effect transistor | |
US9758824B2 (en) | Ultra-fast nucleic acid sequencing device and a method for making and using the same | |
US8669124B2 (en) | Apparatus and method for molecule detection using nanopores | |
US9034637B2 (en) | Apparatus and method for molecule detection using nanopores | |
US20170315086A1 (en) | Structures, Apparatuses and Methods for Fabricating Sensors in Multi-Layer Structures | |
CN105452856B (zh) | 具有每孔多个传感器的化学传感器阵列 | |
US6992923B2 (en) | Single transistor type magnetic random access memory device and method of operating and manufacturing the same | |
EP2653861A2 (en) | Methods and apparatus for measuring analytes using large scale FET arrays | |
JP5181837B2 (ja) | センサ及びその製造方法 | |
JP2007506085A (ja) | 電界効果トランジスタを用いる分子間相互作用の検知 | |
EP1285252A1 (en) | An ultra-fast nucleic acid sequencing device and a method for making and using the same | |
JP2006138846A (ja) | 核酸検出センサ、核酸検出チップ及び核酸検出装置 | |
JP4927785B2 (ja) | 電界効果型センサ | |
CN104614430A (zh) | Fet感测单元及提高其灵敏度的方法 | |
KR20110037283A (ko) | 바이오 센서 어레이 소자 및 그 제작 방법과 바이오 센서 칩 및 그 제작 방법 | |
WO2013108480A1 (ja) | 半導体装置および半導体装置の製造方法 | |
RU2478219C1 (ru) | Профилированный магниторезистивный микрочип биосенсорного устройства |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 13887896 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2015523762 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 14895923 Country of ref document: US |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 13887896 Country of ref document: EP Kind code of ref document: A1 |