WO2014129386A1 - Circuit fifo de commande - Google Patents

Circuit fifo de commande Download PDF

Info

Publication number
WO2014129386A1
WO2014129386A1 PCT/JP2014/053408 JP2014053408W WO2014129386A1 WO 2014129386 A1 WO2014129386 A1 WO 2014129386A1 JP 2014053408 W JP2014053408 W JP 2014053408W WO 2014129386 A1 WO2014129386 A1 WO 2014129386A1
Authority
WO
WIPO (PCT)
Prior art keywords
circuit
signal
command
output
input
Prior art date
Application number
PCT/JP2014/053408
Other languages
English (en)
Japanese (ja)
Inventor
永田　恭一
Original Assignee
ピーエスフォー ルクスコ エスエイアールエル
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ピーエスフォー ルクスコ エスエイアールエル filed Critical ピーエスフォー ルクスコ エスエイアールエル
Publication of WO2014129386A1 publication Critical patent/WO2014129386A1/fr

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Definitions

  • the present invention relates to a semiconductor device, and more particularly to a semiconductor device including a command FIFO circuit that outputs an internal command at a timing based on a set latency.
  • Synchronous memories represented by synchronous DRAM (Synchronous Dynamic Random Access Memory) are widely used for main memory of personal computers. Since the synchronous memory inputs and outputs data in synchronization with a clock signal supplied from the controller, the data transfer rate can be increased by using a higher-speed clock signal.
  • synchronous DRAM Synchronous Dynamic Random Access Memory
  • the DRAM core is only an analog operation, and it is necessary to amplify a very weak charge by a sense operation. For this reason, the time from when the read command is issued until the first data is output cannot be shortened. After a predetermined delay time has elapsed since the read command was issued, the time is first synchronized with the external clock. Is output.
  • the internal command output from the command FIFO circuit must be synchronized with the read data output timing. Therefore, as a signal for controlling the output timing of the internal command, it is necessary to use an output internal clock signal (LCLK) that defines the output timing of the read data.
  • LCLK output internal clock signal
  • the internal clock signal input to the command FIFO circuit is not synchronized with the output internal clock signal (LCLK), but is synchronized with the internal clock signal (PCLK) obtained by buffering the external clock signal. is doing. For this reason, the command FIFO circuit also plays a role of transferring an internal command to a different internal clock signal (PCLK ⁇ LCLK).
  • a point shift circuit described in Patent Document 1 is known as a command FIFO circuit.
  • the point shift circuit is a circuit that latches an internal command based on an input point signal and outputs the latched internal command based on an output point signal.
  • the number of latencies counted is defined by the phase difference between the input point signal and the output point signal.
  • the output point signal needs to be synchronized with the internal clock signal (LCLK) for output, the input point signal cannot be generated by advancing its phase. For this reason, conventionally, the input point signal is generated by delaying the phase of the output point signal.
  • LCLK internal clock signal
  • the method of generating the input point signal by delaying the phase of the output point signal has a problem that it is difficult to stop the output internal clock signal (LCLK) during standby.
  • the output internal clock signal (LCLK) is stopped during standby, the generation of the output internal clock signal (LCLK) is resumed in response to the issuance of a read command or an ODT (On-DieDTermination) command. This is because it takes time until the input point signal is generated. For this reason, the input point signal may not be in time for the read command or ODT command to reach the command FIFO circuit.
  • a method of generating the input point signal based on another internal clock signal (PCLK) instead of generating the input point signal by delaying the phase of the output point signal can be considered.
  • PCLK internal clock signal
  • the internal clock signal for output (LCLK) is stopped during standby, the input point signal and the output point signal are Will also be reset. For this reason, it is difficult for a conventional semiconductor device to generate an input point signal based on another internal clock signal (PCLK).
  • the semiconductor device latches an internal command based on a plurality of input point signals that are exclusively activated, and outputs the latched internal command based on a plurality of output point signals that are exclusively activated.
  • the phase difference between the input point signal and the output point signal is determined and the relationship between the input point signal and the output point signal is switched based on the result, the generation of the output point signal is temporarily stopped. Even in such a case, the relationship between the two can be correctly reproduced after restarting. As a result, the internal clock signal (LCLK) for output can be stopped during standby, and current consumption can be reduced.
  • LCLK internal clock signal
  • FIG. 1 is a block diagram showing an overall configuration of a semiconductor device 10 according to an embodiment of the present invention.
  • 1 is a block diagram showing a configuration of a command FIFO circuit 100 according to a first embodiment of the present invention.
  • 2 is a circuit diagram of a point shift circuit 110.
  • FIG. 4 is a timing chart for explaining the operation of the point shift circuit 110.
  • FIG. FIG. 6 is a timing chart for explaining the operation of the command FIFO circuit 100 when the count value CNT is “0”.
  • FIG. 6 is a timing chart for explaining the operation of the command FIFO circuit 100 when the count value CNT is “1”.
  • FIG. 10 is a timing chart for explaining the operation of the command FIFO circuit 100 when the count value CNT is “2”.
  • FIG. 10 is a timing chart for explaining the operation of the command FIFO circuit 100 when the count value CNT is “3”.
  • FIG. 5 is a timing diagram for explaining a case where a correct counting operation by the phase difference determination circuit 150 becomes difficult.
  • It is a block diagram which shows the structure of the phase difference determination circuit 150a by the 2nd Embodiment of this invention.
  • 10 is a table for explaining the operation of the selection circuit 154.
  • It is a block diagram which shows the structure of the phase difference setting circuit 160a by the 2nd Embodiment of this invention.
  • It is a circuit diagram of the command FIFO circuit 100a by the 3rd Embodiment of this invention.
  • FIG. 1 is a block diagram showing an overall configuration of a semiconductor device 10 according to an embodiment of the present invention.
  • the semiconductor device 10 is a DRAM integrated on a single semiconductor chip and has a memory cell array 11.
  • the memory cell array 11 includes a plurality of word lines WL and a plurality of bit lines BL, and has a configuration in which memory cells MC are arranged at intersections thereof. Selection of the word line WL is performed by the row decoder 12, and selection of the bit line BL is performed by the column decoder 13.
  • the semiconductor device 10 is provided with an address terminal 21, a command terminal 22, a clock terminal 23, a data terminal 24, and power supply terminals 25 and 26 as external terminals.
  • the address terminal 21 is a terminal to which an address signal ADD is input from the outside.
  • the address signal ADD input to the address terminal 21 is supplied to the address latch circuit 32 via the address input circuit 31 and is latched by the address latch circuit 32.
  • the address signal ADD latched by the address latch circuit 32 is supplied to the row decoder 12, the column decoder 13, or the mode register 14.
  • the mode register 14 is a circuit in which a parameter indicating the operation mode of the semiconductor device 10 is set.
  • the command terminal 22 is a terminal to which a command signal CMD is input from the outside.
  • the command signal CMD includes a plurality of signals such as a row address strobe signal / RAS, a column address strobe signal / CAS, and a write enable signal / WE.
  • a slash (/) at the head of the signal name means that the corresponding signal is an inverted signal or that the signal is a low active signal.
  • the command signal CMD input to the command terminal 22 is supplied to the command decoding circuit 34 via the command input circuit 33.
  • the command decode circuit 34 is a circuit that generates various internal commands by decoding the command signal CMD.
  • the internal commands include an active signal IACT, a column signal ICOL, a mode register set signal MRS, a standby signal STBY, and the like.
  • the active signal IACT is a signal that is activated when the command signal CMD indicates row access (active command).
  • the address signal ADD latched by the address latch circuit 32 is supplied to the row decoder 12. Thereby, the word line WL designated by the address signal ADD is selected.
  • the column signal ICOL is a signal that is activated when the command signal CMD indicates column access (read command or write command).
  • the address signal ADD latched in the address latch circuit 32 is supplied to the column decoder 13 via the latency counter 38.
  • the bit line BL specified by the address signal ADD is selected.
  • the latency counter 38 is a circuit that delays the command signal CMD and the address signal ADD issued ahead of time to the original issue timing, and the amount of delay is defined by the additive latency AL set in the mode register 14.
  • the internal command COMIN output from the latency counter 38 is supplied to the command FIFO circuit 100 as well as the column decoder 13.
  • the mode register set signal MRS is a signal that is activated when the command signal CMD indicates a mode register set command. Therefore, if a mode register set command is input and a mode signal is input from the address terminal 21 in synchronization therewith, the set value of the mode register 14 can be rewritten.
  • the set value of the mode register 14 includes CAS latency CL in addition to the additive latency AL described above.
  • the CAS latency CL refers to the number of clock cycles from the original issue timing of the read command until the first read data DQ is output.
  • a signal CL indicating the CAS latency value is supplied to the command FIFO circuit 100.
  • the standby signal STBY is a signal that is activated when the command signal CMD indicates a standby command.
  • the standby signal STBY is activated, the operation of the DLL circuit 36 and the like is stopped, thereby reducing the current consumption of the semiconductor device 10.
  • the clock terminal 23 is a terminal to which external clock signals CK and / CK are input.
  • the external clock signal CK and the external clock signal / CK are complementary signals, and both are supplied to the clock input circuit 35.
  • the clock input circuit 35 generates an internal clock signal PCLK based on the external clock signals CK and / CK.
  • the internal clock signal PCLK is supplied to the timing generator 37, whereby various internal clock signals ICLK are generated.
  • Various internal clock signals ICLK generated by the timing generator 37 are supplied to circuit blocks such as the address latch circuit 32 and the command decode circuit 34, and define the operation timing of these circuit blocks.
  • the internal clock signal PCLK is also supplied to the DLL circuit 36.
  • the DLL circuit 36 is a circuit that generates a phase-controlled internal clock signal LCLK based on the internal clock signal PCLK. As described above, the internal clock signal LCLK is supplied to the data input / output circuit 16. As a result, the read data DQ is output in synchronization with the internal clock signal LCLK.
  • the internal clock signals PCLK and LCLK are also supplied to the command FIFO circuit 100. As described above, the DLL circuit 36 stops operating in response to the standby signal STBY. Thereafter, when a read command, a write command, or an ODT command is issued, the DLL circuit 36 resumes its operation.
  • the power supply terminal 25 is a terminal to which power supply potentials VDD and VSS are supplied.
  • the power supply potentials VDD and VSS supplied to the power supply terminal 25 are supplied to the internal power supply generation circuit 39.
  • the internal power generation circuit 39 generates various internal potentials VPP, VARY, VBLP, VOD, VPERI and the like based on the power supply potentials VDD and VSS.
  • the internal potential VPP is a potential mainly used in the row decoder 12, the internal potentials VARY, VBLP, and VOD are mainly potentials used in the memory cell array 11, and the internal potential VPERI is used in many other circuit blocks. Potential.
  • the power supply terminal 26 is a terminal to which power supply potentials VDDQ and VSSQ are supplied.
  • the power supply potentials VDDQ and VSSQ supplied to the power supply terminal 26 are supplied to the data input / output circuit 16.
  • the power supply potentials VDDQ and VSSQ are the same as the power supply potentials VDD and VSS supplied to the power supply terminal 25, respectively, the data input / output circuit prevents the power supply noise generated by the data input / output circuit 16 from propagating to other circuit blocks.
  • the dedicated power supply potentials VDDQ and VSSQ are used.
  • FIG. 2 is a block diagram showing a configuration of the command FIFO circuit 100 according to the first embodiment of the present invention.
  • the command FIFO circuit 100 receives the internal command COMIN output from the latency counter 38 shown in FIG. 1, and delays the internal command COMIN based on the CAS latency value (CL).
  • the point shift circuit 110 which produces
  • the latch of the internal command COMIN by the point shift circuit 110 is performed based on the input point signal PIN, and the output of the internal command COMOUT from the point shift circuit 110 is performed based on the output point signal POUT.
  • the input point signal PIN is composed of the input point signals IN0 to IN3, and is generated by the point signal generation circuit 120.
  • the point signal generation circuit 120 generates input point signals IN0 to IN3 having different phases by dividing the internal clock signal PCLK by four.
  • the output point signal POUT includes input point signals OUT0 to OUT3 and is generated by the point signal generation circuit 130.
  • the point signal generation circuit 130 generates output point signals OUT0 to OUT3 having different phases by dividing the internal clock signal LCLK by four.
  • FIG. 3 is a circuit diagram of the point shift circuit 110.
  • the point shift circuit 110 includes four latch circuits L0 to L3. These latch circuits L0 to L3 are commonly supplied with an internal command COMIN, and latch the internal command COMIN in response to activation of the corresponding input point signals IN0 to IN3, respectively.
  • the internal commands latched by the latch circuits L0 to L3 are output as internal commands COMOUT in response to activation of the corresponding output point signals OUT0 to OUT3, respectively.
  • the internal command COMOUT is supplied to the data FIFO circuit 15 shown in FIG. 1, and is used as a timing signal that defines the output timing of read data, the input timing of write data, the operation timing of the ODT operation, and the like.
  • FIG. 4 is a timing chart for explaining the operation of the point shift circuit 110.
  • the cycle of the input point signals IN0 to IN3 is 4tCK, and their phases are shifted from each other by 1tCK.
  • the cycle of the output point signals OUT0 to OUT3 is 4 tCK, and their phases are shifted by 1 tCK from each other.
  • the internal command COMIN supplied to the point shift circuit 110 at the time t1 when the input point signal IN0 is activated is taken into the latch circuit L0 at the time t1.
  • the point shift circuit 110 outputs the internal command COMOUT. Therefore, the timing difference between the internal command COMIN and the internal command COMOUT is defined by a period T from time t1 to time t2.
  • the period T corresponds to the CAS latency value CL.
  • the clock signal can be changed (PCLK ⁇ LCLK).
  • the point shift circuit 110 generates the internal command COMOUT by delaying the internal command COMIN by the period T in accordance with the CAS latency value CL.
  • the setting of the period T according to the CAS latency value CL is performed by the delay circuit 140 shown in FIG.
  • the delay circuit 140 is a circuit that generates the reset signal RSTIN by receiving the output point signal OUT0 and delaying it according to the CAS latency value CL.
  • the reset signal RSTIN is input to the point signal generation circuit 120, and when activated, the point signal generation circuit 120 is reset. That is, the point signal generation circuit 120 generates the input point signal IN0 in synchronization with the next rising edge of the internal clock signal PCLK after the reset signal RSTIN is activated.
  • phase difference (T) between the input point signal IN0 and the output point signal OUT0 can be controlled in accordance with the CAS latency value CL.
  • the generation of the reset signal RSTIN by the delay circuit 140 does not have to be performed every time the output point signal OUT0 is activated, and is performed only once after the DLL circuit 36 is locked after power-on. Further, when the DLL circuit 36 relocks the internal clock signal LCLK according to a change in chip temperature, internal voltage, or the like, the reset signal RSTIN may be generated again. When the operation of the DLL circuit 36 is temporarily stopped by the standby signal STBY, the reset signal RSTIN may be generated again after the internal clock signal LCLK is locked again by restarting the DLL circuit 36.
  • the command FIFO circuit 100 includes a phase difference determination circuit 150 and a phase difference setting circuit 160.
  • the phase difference determination circuit 150 receives the input point signal IN0 and the output point signals OUT0 to OUT3, and determines the phase difference between the input point signal IN0 and the output point signal OUT0 in response to the start signal START. Specifically, in response to the start signal START, how many times the other output point signals OUT1 to OUT3 are activated during a period T from when the input point signal IN0 is activated until the output point signal OUT0 is activated.
  • the count value CNT (determination signal) is output to the phase difference setting circuit 160. Therefore, the count value CNT is a value from 0 to 3. In the example shown in FIG.
  • the start signal START is an internal signal that is activated each time the DLL circuit 36 is reset, for example, when the power is turned on or a reset command is issued.
  • the phase difference setting circuit 160 is a circuit that receives the count value CNT, the input point signals IN0 to IN3, and the internal command COMIN, and generates a reset signal RSTOUT based on them.
  • the reset signal RSTOUT is input to the point signal generation circuit 130, and when activated, the point signal generation circuit 130 is reset. That is, the point signal generation circuit 130 generates the output point signal OUT0 in synchronization with the next rising edge of the internal clock signal LCLK after the reset signal RSTOUT is activated. Thereafter, output point signals are generated in the order of OUT1, OUT2, and OUT3 in synchronization with the internal clock signal LCLK.
  • the output point signals OUT0 to OUT3 are activated in this order after the input point signal IN1 is activated.
  • the phase difference (T) between the input point signal IN1 and the output point signal OUT1 is 1 tCK or more and less than 2 tCK.
  • the phase difference (T) between the input point signal IN2 and the output point signal OUT2 is 2 tCK or more and less than 3 tCK.
  • the output point signals OUT0 to OUT3 are activated in this order after the input point signal IN3 is activated.
  • the phase difference (T) between the input point signal IN3 and the output point signal OUT3 is 3 tCK or more and less than 4 tCK.
  • phase difference detected by the phase difference determination circuit 150 can be reproduced by the phase difference setting circuit 160.
  • the above is the circuit configuration and operation of the command FIFO circuit 100.
  • the command FIFO circuit 100 is provided with the phase difference determination circuit 150, the input point signals IN0 to IN3 synchronized with the internal clock signal PCLK and the internal clock signal LCLK are synchronized. It becomes possible to easily determine the phase difference between the output point signals OUT0 to OUT3. Then, by inputting the count value CNT obtained as a result of the determination to the phase difference setting circuit 160, the phase difference can be reproduced immediately after the internal command COMIN is issued.
  • the input point signals IN0 to IN3 can be generated immediately without waiting for the operation of the DLL circuit 36 to resume. For this reason, the operation of the DLL circuit 36 can be stopped during standby, and the current consumption can be reduced.
  • FIG. 9 is a timing chart for explaining a case where correct counting operation by the phase difference determination circuit 150 is difficult.
  • the rising edge of the input point signal IN0 and the rising edge of the output point signal OUT1 are almost overlapped.
  • the count operation is performed in synchronization with the activation of the start signal START, it is unclear whether the rising edge of the output point signal OUT1 is counted. Therefore, since the obtained count value CNT is “2” or “3”, the correct count value CNT cannot be obtained.
  • the present embodiment is characterized in that a circuit for avoiding such a metastable state is added to the command FIFO circuit 100.
  • FIG. 10 is a block diagram showing the configuration of the phase difference determination circuit 150a according to this embodiment.
  • the phase difference determination circuit 150a includes three phase difference determination circuits 151 to 153. All of these three phase difference determination circuits 151 to 153 have the same circuit configuration as the phase difference determination circuit 150 according to the first embodiment, but there is a difference in the timing at which the input point signal IN0 is input. ing. Specifically, the input point signal IN0 is input as it is to the phase difference determination circuit 151, whereas the input point signal IN0 is input to the phase difference determination circuit 152 via one delay element DLY. The input point signal IN0 is input to the phase difference determination circuit 153 via the two delay elements DLY.
  • the count values CNT1 to CNT3 output from the phase difference determination circuits 151 to 153 are supplied to the selection circuit 154.
  • the selection circuit 154 selects the count value CNT to be output based on the count values CNT1 to CNT3 and generates the selection signal SEL.
  • FIG. 11 is a table for explaining the operation of the selection circuit 154.
  • the output count value CNT is also “2”
  • the value of the selection signal SEL is the count value CNT2 that is the center value. “2” corresponding to
  • the count value underlined in FIG. 11 indicates the value to be output as the count value CNT and the types of the count values CNT1 to CNT3 corresponding to the selection signal SEL.
  • the output count value CNT is majority and becomes “2”.
  • the value of the selection signal SEL is “1” corresponding to the count value CNT1. This is because the metastable state may occur at the timing corresponding to the vicinity of the count values CNT2 and CNT3, and the count value CNT1 most distant from this state should be selected.
  • the output count value CNT is majority and becomes “1”.
  • the value of the signal SEL is “3” corresponding to the count value CNT3. This is because the metastable state may occur at the timing corresponding to the vicinity of the count values CNT1 and CNT2, and the count value CNT3 that is most distant from this state should be selected.
  • the count value CNT and the selection signal SEL generated in this way are supplied to the phase difference setting circuit 160a shown in FIG.
  • FIG. 12 is a block diagram showing a configuration of the phase difference setting circuit 160a according to the present embodiment.
  • the phase difference setting circuit 160a includes a phase difference setting circuit 161 and a switch circuit 162 that switches the timing of the input point signals IN0 to IN3 supplied to the phase difference setting circuit 161. ing.
  • the switch circuit 162 selects the path of the input point signals IN0 to IN3 that does not pass through the delay element DLY when the value of the selection signal SEL is “1”, and when the value of the selection signal SEL is “2”. Selects the path of the input point signals IN0 to IN3 that pass through one delay element DLY. When the value of the selection signal SEL is “3”, the input point signals IN0 to IN0 that pass through the two delay elements DLY Select the path for IN3.
  • the individual delay elements DLY included in the phase difference setting circuit 160a have the same delay amount as the individual delay elements DLY included in the phase difference determination circuit 150a.
  • the phase difference setting circuit 161 generates the reset signal RSTOUT based on the input point signals IN0 to IN3 and the count value CNT.
  • the operation is the same as that of the phase difference setting circuit 160 in the first embodiment. With this configuration, the reset signal RSTOUT can be generated in a state where the metastable state is avoided.
  • the metastable state is surely avoided, so that the phase difference between the input point signals IN0 to IN3 and the output point signals OUT0 to OUT3 can be correctly determined. It becomes possible to correctly reproduce the phase difference.
  • FIG. 13 is a circuit diagram of a command FIFO circuit 100a according to the third embodiment of the present invention.
  • the internal clock signal PCLK and the start signal START are input to the point signal generation circuit 130a.
  • the point signal generation circuit 130a generates the output point signals OUT0 to OUT3 based on the internal clock signal LCLK when the start signal START is activated, while the output point signal is generated based on the internal clock signal PCLK in other cases. OUT0 to OUT3 are generated.
  • the operation of the phase difference determination circuit 150 in response to the activation of the start signal START is the same as in the first embodiment, but thereafter, the output point signals OUT0 to OUT3 are based on the internal clock signal PCLK. Will be generated. Therefore, the output timing of the internal command COMOUT is not synchronized with the internal clock signal LCLK.
  • the DLL circuit 36 is only activated when the start signal START is activated, that is, when the count value CNT is generated by the phase difference determination circuit 150. After that, the DLL circuit 36 can be kept stopped. As a result, the current consumption of the semiconductor device 10 can be further reduced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)

Abstract

L'invention a pour but d'amener un circuit FIFO de commande à fonctionner normalement même dans le cas où un circuit DLL est suspendu pendant un temps d'attente. A cet effet, la présente invention comporte : un circuit de décalage de point (110) qui verrouille une commande interne (COMIN) sur la base de signaux de point d'entrée (IN0 à IN3), et délivre une commande interne (COMOUT) sur la base de signaux de point de sortie (OUT0 à OUT3); un circuit d'évaluation de différence de phase (150) qui génère une valeur de compte (CNT) sur la base d'un laps de temps s'écoulant de l'activation du signal de point d'entrée (IN0) à l'activation du signal de point de sortie (OUT0); et un circuit de réglage de différence de phase (160) qui, sur la base de la valeur de compte (CNT), commute des relations entre les signaux de point d'entrée (IN0 à IN3) et les signaux de point de sortie (OUT0 à OUT3). Selon la présente invention, il est possible de suspendre, lors d'un temps d'attente, le fonctionnement d'un circuit DLL utilisé pendant la génération de signaux de point de sortie (OUT0 à OUT3), et en conséquence, il est possible d'obtenir une réduction de la consommation de courant.
PCT/JP2014/053408 2013-02-19 2014-02-14 Circuit fifo de commande WO2014129386A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013-030170 2013-02-19
JP2013030170 2013-02-19

Publications (1)

Publication Number Publication Date
WO2014129386A1 true WO2014129386A1 (fr) 2014-08-28

Family

ID=51391180

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2014/053408 WO2014129386A1 (fr) 2013-02-19 2014-02-14 Circuit fifo de commande

Country Status (2)

Country Link
TW (1) TW201503123A (fr)
WO (1) WO2014129386A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11740355B2 (en) 2015-12-15 2023-08-29 Uatc, Llc Adjustable beam pattern for LIDAR sensor

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060250883A1 (en) * 2005-05-04 2006-11-09 Kazimierz Szczypinski Integrated semiconductor memory device for synchronizing a signal with a clock signal
JP2008047267A (ja) * 2006-08-21 2008-02-28 Elpida Memory Inc レイテンシカウンタ
JP2009020932A (ja) * 2007-07-10 2009-01-29 Elpida Memory Inc レイテンシカウンタ及びこれを備える半導体記憶装置、並びに、データ処理システム

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060250883A1 (en) * 2005-05-04 2006-11-09 Kazimierz Szczypinski Integrated semiconductor memory device for synchronizing a signal with a clock signal
JP2008047267A (ja) * 2006-08-21 2008-02-28 Elpida Memory Inc レイテンシカウンタ
JP2009020932A (ja) * 2007-07-10 2009-01-29 Elpida Memory Inc レイテンシカウンタ及びこれを備える半導体記憶装置、並びに、データ処理システム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11740355B2 (en) 2015-12-15 2023-08-29 Uatc, Llc Adjustable beam pattern for LIDAR sensor

Also Published As

Publication number Publication date
TW201503123A (zh) 2015-01-16

Similar Documents

Publication Publication Date Title
US10354704B2 (en) Semiconductor memory device and memory system
US7404018B2 (en) Read latency control circuit
KR100884604B1 (ko) 충분한 내부 동작 마진을 확보하기 위한 반도체 메모리장치 및 그 방법
JP5456275B2 (ja) カウンタ回路、レイテンシカウンタ及びこれを備える半導体記憶装置、並びに、データ処理システム
US20050248997A1 (en) Semiconductor memory device for controlling output timing of data depending on frequency variation
JP5474315B2 (ja) レイテンシカウンタ及びこれを備える半導体記憶装置、並びに、データ処理システム
JP2006309913A (ja) 半導体メモリ素子
KR20200083641A (ko) 반도체 메모리를 위한 메모리 명령을 포함하는 장치 및 방법
JP2006190434A (ja) 半導体記憶素子のクロック生成装置およびクロック生成方法
US8208340B2 (en) Latency counter, semiconductor memory device including the same, and data processing system
JP2010092542A (ja) 半導体装置
US6977848B2 (en) Data output control circuit
US10168233B2 (en) Semiconductor device including sensor
CN113098505A (zh) 延迟锁定回路、存储器元件以及该延迟回路的操作方法
US10699768B2 (en) Apparatuses and methods for command signal delay
US10783980B2 (en) Methods for parity error synchronization and memory devices and systems employing the same
US8576656B2 (en) Latency counter, semiconductor memory device including the same, and data processing system
JP2011060355A (ja) レイテンシカウンタ及びこれを備える半導体記憶装置、並びに、データ処理システム
WO2014129386A1 (fr) Circuit fifo de commande
WO2014112509A1 (fr) Dispositif de génération de signal de sortie, dispositif à semi-conducteurs et procédé de génération de signal de sortie
JP5661208B2 (ja) レイテンシカウンタ
KR101096222B1 (ko) 반도체 메모리 장치 및 그 동작 방법
US7952957B2 (en) Circuit for generating read and signal and circuit for generating internal clock using the same
KR20130046122A (ko) 반도체 메모리 장치 및 그 동작 방법
KR100924017B1 (ko) 오토 프리차지 회로 및 오토 프리차지 방법

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 14754223

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 14754223

Country of ref document: EP

Kind code of ref document: A1