WO2014079115A1 - 液晶面板的驱动方法及驱动电路 - Google Patents

液晶面板的驱动方法及驱动电路 Download PDF

Info

Publication number
WO2014079115A1
WO2014079115A1 PCT/CN2012/086091 CN2012086091W WO2014079115A1 WO 2014079115 A1 WO2014079115 A1 WO 2014079115A1 CN 2012086091 W CN2012086091 W CN 2012086091W WO 2014079115 A1 WO2014079115 A1 WO 2014079115A1
Authority
WO
WIPO (PCT)
Prior art keywords
liquid crystal
crystal panel
slope
discharge
driving
Prior art date
Application number
PCT/CN2012/086091
Other languages
English (en)
French (fr)
Inventor
陈胤宏
Original Assignee
深圳市华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电技术有限公司 filed Critical 深圳市华星光电技术有限公司
Priority to US13/807,272 priority Critical patent/US20140145922A1/en
Publication of WO2014079115A1 publication Critical patent/WO2014079115A1/zh

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/02—Improving the quality of display appearance
    • G09G2320/0233—Improving the luminance or brightness uniformity across the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0693—Calibration of display systems
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3696—Generation of voltages supplied to electrode drivers

Definitions

  • the present invention relates to the field of manufacturing liquid crystal display devices, and more particularly to a driving method and a driving circuit for a liquid crystal panel.
  • a chamfering circuit is added to the driving system of the LCD, and the driving voltage waveform is adjusted by the chamfering circuit to generate a certain slope of the waveform.
  • the slope here refers to the angle between the voltage waveform and the horizontal line, where 0 degrees and 90 degrees are considered horizontal or vertical, and is not considered to have a slope
  • the various components of the chamfer circuit are mounted on the control panel of the LCD drive system.
  • the scanning waveform of the driving voltage is provided with a chamfer angle, but for different panels, especially for some larger panels, the line variation effect is more obvious, and the uniformity (the liquid crystal panel is up and down, The display effect consistency of the left and right areas is still not good enough.
  • the technical problem to be solved by the present invention is to provide a driving method and a driving circuit for a liquid crystal panel which can improve the uniformity adjustment precision of a liquid crystal panel.
  • a driving method of a liquid crystal panel comprising the steps of: driving a chamfering circuit to cause a scanning waveform to be chamfered and then transmitting the liquid crystal panel to the liquid crystal panel to drive the liquid crystal panel,
  • Each scan period of the scan waveform includes at least two chamfers having different slopes.
  • the slope of the chamfer having a different slope of each scanning period of the scanning waveform is gradually reduced.
  • each scan period of the scan waveform includes only two chamfers having different slopes
  • the slope of the chamfer formed by the first potential drop of the scan waveform is the first chamfer slope during each scan period of the scan waveform, and the slope of the chamfer formed by the second potential drop of the scan waveform For the second chamfer slope, the first chamfer slope is less than the second chamfer slope.
  • the slope of the chamfer having a different slope of each scan period of the scan waveform is gradually increased.
  • each of the scan waveforms includes at least three different chamfers in each period, wherein the slope of each chamfer is greater or smaller than the slope of the chamfer adjacent thereto.
  • the resistance of the resistor is realized.
  • the discharge resistor is a digital resistor.
  • a driving circuit for a liquid crystal panel includes a chamfering circuit, and the chamfering circuit is provided with a control module for adjusting a resistance of the discharging resistor during discharging of the discharging resistor.
  • the discharge resistance of the chamfering circuit is an adjustable digital resistor
  • the control module is a digital control module for controlling the resistance change of the digital resistor to change the resistance during discharge of the discharge resistor.
  • the chamfering circuit is provided with at least two discharge resistors, and each of the discharge resistors is separately provided with a discharge function control switch.
  • the invention generates at least two different chamfer angles in each scanning period of the scanning waveform of the driving voltage by the chamfering circuit during the driving process of the liquid crystal panel, and further, when the uniformity of the liquid crystal panel is adjusted, the scanning waveform can be
  • the flexibility of the adjustment is higher, so that the chamfer angle of the scanning waveform with multiple slopes is closest to the RC delay (RC-delay) caused by the resistance and capacitance of the panel itself at different positions of the panel, and the uniformity of the panel is the best. Achieve better picture display.
  • FIG. 1 is a schematic view showing a control of a scan waveform chamfer in a driving method of a liquid crystal panel of the present invention
  • FIG. 2 is a schematic diagram showing a change of a chamfer angle of a scanning waveform according to the present invention
  • 3 is a schematic diagram of control of a corner circuit according to an embodiment of the present invention
  • 4 is a schematic diagram of a discharge resistor, that is, a digital resistor, according to an embodiment of the present invention
  • FIG. 5 is a schematic diagram of a sequence of digital control signals according to Embodiment 1 of the present invention.
  • FIG. 7 is a schematic diagram showing changes in scanning waveforms in the first embodiment of the present invention.
  • FIG. 8 is a schematic diagram of a chamfering circuit in the second embodiment of the present invention.
  • FIG. 9 is a schematic diagram of a liquid crystal panel uniformity adjustment system according to an embodiment of the present invention.
  • FIG. 10 is a flow chart of adjusting the uniformity of a liquid crystal panel according to an embodiment of the present invention.
  • FIG. 11 is a schematic diagram showing several types of scanning voltage waveforms of a liquid crystal panel according to an embodiment of the present invention
  • FIG. 12 is a scanning waveform diagram of driving voltages of a liquid crystal panel in the prior art.
  • the present invention hopes that by changing the slope of the chamfer angle of the voltage scanning waveform, the chamfer angle on the waveform in each scanning period of the scanning waveform is At least two different slopes, and thus the adjustment of the uniformity of the liquid crystal panel, the scanning waveform can be adjusted more flexibly, so that the cutting angle of the scanning waveform with multiple slopes is caused by the resistance of the panel itself due to the different positions of the panel.
  • the RC delay (RC-delay) has the closest effect, and the panel has the best uniformity for better picture display.
  • the system composition for realizing the above method can be expressed as shown in FIG. 1:
  • the discharge behavior of the discharge resistor in the chamfering circuit is controlled by the chamfering function control signal, and at the same time, a resistance control module is provided, which is controlled by the resistance control module.
  • the resistance of the discharge resistor changes during discharge.
  • the voltage waveform of the output VGH signal begins to have a chamfer angle, and the resistance value of the discharge resistor is adjusted by the resistance control module during the continuous discharge of the discharge resistor, when discharging After the resistance of the resistor changes, the slope of the chamfer changes. As shown in FIG.
  • the output VGH voltage waveform begins to appear at the first potential drop to form a chamfer, and the slope of the chamfer angle is the first chamfer slope; when the resistance of the discharge resistor changes, the first The second potential drop forms a second chamfer slope.
  • the voltage waveform of the VG (scanning signal) of the liquid crystal panel generated based on the output VGH signal A chamfer having two different slopes is also formed.
  • the scanning voltage waveform of the output VG signal can also be changed differently according to the voltage waveform of the VGH signal. As shown in FIG. 11, the scanning waveform of the output scanning signal VG can also have a, b, and the figure shown in the figure. c and other forms.
  • the discharge resistor 10 in the chamfering circuit is a digital resistor 10a with adjustable resistance value, and a resistance value control module is disposed outside the chamfering circuit for directly adjusting the resistance value of the digital resistor and changing the discharge resistance. (ie digital resistance)
  • the resistance value during continuous discharge, and the change of the resistance of the discharge resistor causes the chamfer slope of the scanning waveform to change.
  • the digital resistor includes a plurality of sub-resistors 11 connected in parallel, each sub-resistor 11 is connected in series with a resistance adjustment switch 31, and the discharge slope control module issues a digital control signal to control the switch 31 of the corresponding sub-resistor 11 in the digital resistor to obtain the required
  • the resistance value, the digital resistor 10 is connected in series with the function main switch 3, and the switch 3 receives the chamfering function control signal and controls the breaking of the line through the signal to realize the chamfering function, that is, directly controls the discharge of the digital resistor 10.
  • the driving circuit of the liquid crystal panel should include: a chamfering IC 100 provided with a chamfering circuit and a control chamfering IC 100
  • the digital control module ie, the resistance control module
  • the digital control module inputs two times of the bit control signals in sequence, that is, the timing input two times of the bit control signals, and the two times of the bit control signals are different.
  • the digital control signal 1111 controls the four sub-resistors to discharge, and inputs the digital control signal 1100 and the digital control signal 1111 respectively (as shown in FIG. 5b).
  • Show that is, first input digital control signal 1111, and then continuously input control signal 1100, then the digital resistor 10 changes resistance during the discharge process, thereby causing a change in the cut angle of the output VGH voltage waveform, forming Two-section chamfer of two slopes, corresponding to liquid crystal
  • the waveform of the scanning voltage of the panel also has two cut angles of two slopes.
  • the digital control signal 1111 is input first, and then the four parallel sub-resistances make the resistance of the digital resistance smaller, and then the digital control signal 1100 is input during the continuous discharge, and the resistance of the digital resistance 10a is increased.
  • the value that is, increasing the resistance of the discharge resistor, as shown in FIG. 7, by sequentially inputting two times of the bit control signal, the slope of the output VGH voltage waveform is changed once, so that the VG signal of the liquid crystal panel scans the voltage waveform.
  • the cut angle corresponds to a different chamfer of the two slopes.
  • the discharge resistance of the chamfering circuit begins to discharge, the first potential drop occurs, and during the discharge of the discharge resistor (ie, the digital resistor 10), the resistance of the digital resistor 10 decreases for a second time.
  • the potential is lowered, so that a change in the slope of the waveform of the output voltage VGH is reduced.
  • the resistance of the digital resistor 10 is increased, the waveform cutoff of the voltage VGH will change in slope.
  • the resistance value of the discharge resistor can be increased first, and then the resistance value of the discharge resistor is reduced, as shown in lib, so that the scanning voltage waveform of the VG signal has three cut angles, wherein The slope of the cut angle of the middle section is greater than the slope of the chamfer angle of the previous section adjacent thereto and less than the slope of the chamfer angle of the next section adjacent thereto.
  • the memory module 110 for storing the digital control signal preset value may be added to the cut-angle IC, and the memory module 110 is connected to the digital resistance control, and the digital control signal may be recorded in the memory module 110. Therefore, when the driving system of the liquid crystal panel is started, it is not necessary to wait for the digital control signal, but the resistance value of the digital resistor 10 is directly controlled by the preset value of the digital control signal stored by the memory module.
  • the chamfering circuit in this embodiment is provided with two discharge resistors, and the two discharge resistors are respectively provided with the switch 3 and the switch 4.
  • the change in the chamfer slope is achieved by controlling the conduction of the switch 3 and the switch 4.
  • the specific control can be expressed as: First, the switch 3 and the switch 4 are turned on, at this time, the chamfer slope of the scan waveform is the first chamfer slope, and then the switch 4 is turned off, at which time only one discharge resistor is discharged, and the chamfer slope of the scan waveform is Is the second chamfer slope.
  • Embodiment 3 also provides a uniformity adjustment system for a liquid crystal panel, as shown in FIG. 9 is a specific embodiment of the system, the system includes: a chamfer IC, the chamfer IC is provided with an adjustable resistance value Adjustable resistance; chamfer control fixture, used to feed chamfering function control signal and resistance control signal; panel brightness measuring instrument, used to measure the difference of partition brightness of LCD panel 200, and difference in partition brightness The information is fed back to the chamfer control fixture; the chamfer control fixture sends the resistance control signal to the chamfer IC according to the partition brightness difference information, and the chamfer IC controls the signal according to the chamfer function and the resistance control signal to the liquid crystal
  • the driver IC 210 of the panel charges and drives the liquid crystal panel display.
  • the adjustable resistance in the chamfer IC is the adjustable resistor 10 (digital resistance) as shown in FIG. 3, and each sub-resistor is disposed outside the chamfer IC, so as to minimize the resistance heating.
  • the chamfering IC is further provided with a memory module for storing the resistance control signal (ie, the digital control signal) input by the chamfer control fixture, so that when the driving system of the liquid crystal panel is started, there is no need to go. Waiting for the digital control signal.
  • the slope of the chamfer angle is controlled to change so that the mean value can be closer to the ideal value, so that the controllable range of the uniformity adjustment of the liquid crystal panel is wider and more flexible.
  • Figure 10 shows the usage flow of the above uniformity adjustment system, including the following steps:
  • the difference in brightness of the partition side liquid crystal panel is subdivided, and the measurement result is fed back to the chamfer control jig, and the chamfer control jig determines a digital control signal by the difference in brightness of the partition;

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

一种液晶面板的驱动方法及驱动电路，所述方法包括通过切角电路控制，使扫描波形出现切角后发送给液晶面板以对液晶面板进行驱动的步骤，所述的扫描波形的每个扫描周期内包括至少两段斜率不同的切角。

Description

液晶面板的驱动方法及驱动电路
【技术领域】
本发明涉及液晶显示装置制造领域， 更具体的说， 涉及一种液晶面板的驱 动方法及驱动电路。
【背景技术】
为改善 LCD面板的均齐度， 则需要降低回馈电压与线变效应， 美国专利 US7027024中记载了在 LCD的驱动系统中加入切角电路， 通过切角电路调整驱 动电压波形使波形产生具有一定斜率 （此处的斜率是指电压波形和水平线之间 的夹角， 其中 0度和 90度是认为水平或垂直， 则不认为具有斜率的） 的切角， 然后再输出到 LCD 面板的扫描线的方案。 通常切角电路的各个组件均安装在 LCD驱动系统的控制板上。
如图 12所示， 驱动电压的扫描波形设有一段切角， 但对于不同的面板来 说， 尤其是一些尺寸较大的面板， 线变效应比较明显， 均齐度（液晶面板上、 下、 左、 右四个区域的显示效果一致性）效果仍不够好。
【发明内容】
本发明所要解决的技术问题是提供一种可提高液晶面板的均齐度调整精度 的液晶面板的驱动方法及驱动电路。
本发明的目的是通过以下技术方案来实现的： 一种液晶面板的驱动方法， 包括通过切角电路控制， 使扫描波形出现切角后发送给液晶面板以对液晶面板 进行驱动的步骤， 所述的扫描波形的每个扫描周期内包括至少两段斜率不同的 切角。
优选的， 所述扫描波形的每个扫描周期的斜率不同的切角的斜率是逐渐减 小的。
优选的， 所述扫描波形的每个扫描周期内仅包括两段斜率不同的切角， 所 述的扫描波形的每个扫描周期内， 所述扫描波形的第一次电位下降形成的切角 的斜率为第一切角斜率， 所述扫描波形的第二次电位下降形成的切角的斜率为 第二切角斜率， 所述的第一切角斜率小于第二切角斜率。
优选的， 所述扫描波形的每个扫描周期的斜率不同的切角的斜率是逐渐增 大的。
优选的， 所述扫描波形的每个周期内的至少包括三段斜率不同的切角， 其 中， 每段切角的斜率大于或小于与之相邻的那段切角的斜率。 电阻的阻值实现的。
优选的， 所述放电电阻为数位电阻。
一种液晶面板的驱动电路， 包括切角电路， 所述切角电路设置有用于在放 电电阻放电过程中调整该放电电阻阻值的控制模块。
优选的， 所述切角电路的放电电阻为可调的数位电阻， 所述控制模块为用 于控制数位电阻阻值改变使放电电阻放电过程中改变阻值的数位控制模块。
优选的， 所述切角电路设置有至少两个放电电阻， 每个放电电阻单独设置 有一放电功能控制开关。
本发明通过在液晶面板驱动过程中， 通过切角电路控制驱动电压的扫描波 形的每个扫描周期内出现至少两段斜率不同的切角， 进而在液晶面板的均齐度 调整时， 扫描波形可调整的灵活度更高， 可使得具有多段斜率的扫描波形的切 角受面板不同位置由于面板本身的电阻电容造成的 RC延迟（RC-delay )的影响 最接近， 面板的均齐度最好， 达到更佳画面显示效果。
【附图说明】
图 1是本发明液晶面板的驱动方法中扫描波形切角控制示意图，
图 2是本发明中所述的扫描波形的切角改变示意图，
图 3是本发明实施例一切角电路的控制示意图， 图 4是本发明实施例一种的放电电阻即数位电阻示意图，
图 5是本发明实施例一的数位控制讯号顺序示意图，
图 6是本发明实施例一的功能组成示意图，
图 7是本发明实施例一中的扫描波形变化示意图，
图 8是本发明实施例二中的切角电路示意图，
图 9是本发明实施例中液晶面板均齐度调节系统示意图，
图 10是本发明实施例中液晶面板均齐度调节流程图，
图 11是本发明实施例中液晶面板的扫描电压波形可能的几种类型示意图, 图 12是现有技术中液晶面板的驱动电压扫描波形图。
【具体实施方式】
在液晶面板的驱动电路中， 需要利用切角电路实现扫描波形的切角变化， 本发明希望通过改变电压扫描波形的切角的斜率使得扫描波形的每个扫描周期 内的波形上的切角有至少两段不同的斜率， 进而在液晶面板的均齐度调整时， 扫描波形可调整的灵活度更高， 可使得具有多段斜率的扫描波形的切角受面板 不同位置由于面板本身的电阻电容造成的 RC延迟（RC-delay ) 的影响最接近， 面板的均齐度最好， 达到更佳画面显示效果。
实现上述方法的系统组成可表示为如图 1 所示： 切角电路中的放电电阻的 放电行为由切角功能控制讯号控制， 同时， 设置一个阻值控制模块， 通过所述 阻值控制模块控制所述放电电阻在放电过程中的阻值改变。 当放电电阻在切角 功能讯号控制下开始进行放电时， 输出的 VGH信号的电压波形开始出现切角， 在该放电电阻持续放电的过程中通过阻值控制模块调整放电电阻的阻值， 当放 电电阻的阻值改变后， 切角的斜率发生了改变。 可结合图 2所示， 在开始放电 时， 输出的 VGH电压波形开始出现第一次电位下降形成切角， 该切角的斜率为 第一切角斜率； 当放电电阻阻值改变后出现了第二次电位下降形成第二切角斜 率。 根据该输出的 VGH信号所生成的液晶面板的 VG (扫描信号） 的电压波形 也形成具有两段不同的斜率的切角。
当然， 可以推断， 若放电电阻在持续放电过程中更改多次阻值使电位发生 多次改变， 则可以获得更多次的切角斜率改变。 输出的 VG信号的扫描电压波 形也可根据 VGH信号的电压波形的不同而发生不同的改变， 如图 11所示， 输 出的扫描信号 VG的扫描波形还可以有图中所示的 a、 b、 c等多种形式。
下面结合附图和实施例对本发明进一步说明。
实施例一
如图 3及图 4所示，切角电路中的放电电阻 10为阻值可调的数位电阻 10a, 切角电路外部设置有阻值控制模块用于直接调整数位电阻的阻值进而改变放电 电阻（即数位电阻）在持续放电过程中的阻值， 放电电阻的阻值改变则导致扫 描波形的切角斜率发生改变。 所述数位电阻包括多个并联的子电阻 11 , 每个子 电阻 11串联一个阻值调整开关 31 ,放电斜率控制模块发出数位控制讯号控制数 位电阻内相应的的子电阻 11的开关 31获得所需要的阻值， 数位电阻 10与功能 总开关 3 串联， 开关 3接收切角功能控制讯号并通过该讯号控制线路的开断， 以实现切角功能， 即直接控制数位电阻 10的放电。
如图 5及图 6所示， 为实现 VGH信号以及 VG信号的切角及其斜率改变功 能， 液晶面板的驱动电路中应当包括： 设置有切角电路的切角 IC100 以及用于 控制切角 IC100 中的放电电阻放电过程中的阻值的数位控制模块（即阻值控制 模块）， 而放电电阻的放电功能由切角功能控制讯号控制。 在切角电路的放电电 阻放电使扫描波形出现切角的过程中， 数位控制模块按照顺序输入两次数位控 制讯号， 即时序的输入两次数位控制讯号， 并且两次数位控制讯号不同。 如图 5a、 b所示，若数位控制讯号 1100控制两个子电阻进行放电，数位控制讯号 1111 控制四个子电阻进行放电，将数位控制讯号 1100以及数位控制讯号 1111分别时 序的输入（如图 5b所示）， 即先输入数位控制讯号 1111 , 再连续输入控制讯号 1100, 则数位电阻 10在其放电过程中发生阻值变化， 进而使得输出的 VGH电 压波形的切角发生了一次变化， 形成了具有两种斜率的两段切角， 对应到液晶 面板的扫描电压的波形时， 也具有两种斜率的两段切角。
在本实施例中， 是通过先输入数位控制讯号 1111 , 此时四个并列子电阻使 得数位电阻阻值变小， 之后在持续放电的过程中输入数位控制讯号 1100, 增大 数位电阻 10a的阻值， 也就是增大放电电阻阻值， 如图 7所示， 通过先后输入 两次数位控制讯号， 使得输出的 VGH电压波形的切角发生了一次斜率改变， 从 而液晶面板的 VG信号扫描电压波形的切角对应的出现两段斜率不同的切角。
本实施例中， 当切角电路的放电电阻开始放电时， 出现第一次电位下降， 在放电电阻（即数位电阻 10 )的放电过程中， 减小了数位电阻 10的阻值出现第 二次电位下降,从而使得输出的电压 VGH的波形的切角发生了斜率减小的改变。 当然， 若增大数位电阻 10的阻值， 电压 VGH的波形切角则会发生斜率增大的 改变。 由此可知， 在放电电阻的放电过程中， 可以先增大放电电阻的阻值， 再 减小放电电阻的阻值，如图 lib所示，这样获得 VG信号扫描电压波形有三段切 角， 其中， 中间段切角的斜率大于与之相邻的前一段切角的斜率而小于与之相 邻的后一段切角的斜率。
在本实施例中， 还可以在切角 IC中增加用于存储数位控制讯号预设值的记 忆模块 110, 该记忆模块 110与所述数位电阻控制连接， 可将数位控制讯号记录 在记忆模块 110 中， 从而实现当液晶面板的驱动系统启动时， 就不需要再去等 待数位控制讯号了， 而是由记忆模块所存储的数位控制讯号预设值直接控制数 位电阻 10的阻值。
实施例二
如图 8所示， 与实施例一不同的是， 本实施例中的切角电路设置了两个放 电电阻， 两个放电电阻分别设置有开关 3以及开关 4。 通过控制开关 3以及开关 4的导通实现切角斜率发生改变。 具体控制可以表示为： 首先导通开关 3以及开 关 4, 此时扫描波形的切角斜率为第一切角斜率， 之后断开开关 4, 此时仅一个 放电电阻放电， 扫描波形的切角斜率为第二切角斜率。
实施例三 本发明同时还提供一种液晶面板的均齐度调整系统， 如图 9所示为该系统 的一个具体实施例， 该系统包括： 切角 IC, 该切角 IC设置有阻值可调的可调电 阻； 切角控制治具， 用于给切角 IC输送切角功能控制讯号及阻值控制讯号； 面 板亮度量测仪器， 用于量测液晶面板 200 的分区亮度差异， 并将分区亮度差异 信息反馈到切角控制治具； 所述切角控制治具根据所述分区亮度差异信息将阻 值控制讯号发送至切角 IC,切角 IC根据切角功能控制讯号以及阻值控制讯号对 液晶面板的驱动 IC210进行充电进而驱动液晶面板显示。 该系统中， 所述的切 角 IC中可调电阻是使用如图 3的可调电阻 10 (数位电阻）， 并且， 各个子电阻 都是设置在切角 IC外部的， 这样可以尽量减少电阻发热对切角 IC的影响。 另 外， 切角 IC中还设置有用于记忆所述切角控制治具输入的阻值控制讯号 (即数 位控制讯号） 的记忆模块， 从而实现当液晶面板的驱动系统启动时， 就不需要 再去等待数位控制讯号了。
利用切角电路中的放电斜率控制模块， 控制切角发生斜率改变， 使其均值 可以更接近于理想值， 进而使得液晶面板的均齐度调整的可控范围更加广泛， 具有更弹性的应用。
如图 10所示为上述均齐度调整系统的使用方法流程， 包括以下步骤：
1、 以预设电压 VGH点亮液晶面板；
2、 量侧液晶面板分区亮度差异， 并将该量测结果反馈到切角控制治具， 该 切角控制治具通过该分区亮度差异确定一个数位控制讯号；
3、 将数位控制讯号发送给切角 IC以改变切角电路的放电电阻阻值；
4、 重复上述步骤， 直至找到最小分区亮度差异值， 即小于或等于预设的阈 值的亮度差异值， 通过该值同时确定一个数位控制讯号并记录， 这样既可确定 一个最佳的放电电阻阻值， 从而获得最佳的电压波形；
5、 将最终的数位控制讯号作为预设值写入切角 IC的记忆模块中。
以上内容是结合具体的优选实施方式对本发明所作的进一步详细说明， 不 能认定本发明的具体实施只局限于这些说明。 对于本发明所属技术领域的普通 技术人员来说， 在不脱离本发明构思的前提下， 还可以做出若干简单推演或替 换， 都应当视为属于本发明的保护范围。

Claims

权利要求
1、 一种液晶面板的驱动方法， 包括通过切角电路控制， 使扫描波形出现切 角后发送给液晶面板以对液晶面板进行驱动的步骤， 所述的扫描波形的每个扫 描周期内包括至少两段斜率不同的切角。
2、 如权利要求 1所述的液晶面板的驱动方法， 其中， 改变扫描波形的切角
3、 如权利要求 2所述的液晶面板的驱动方法 , 其中， 所述放电电阻为数位 电阻。
4、 如权利要求 1所述的液晶面板的驱动方法 , 其中， 所述扫描波形的每个 扫描周期的斜率不同的切角的斜率是逐渐减小的。
5、 如权利要求 4所述的液晶面板的驱动方法 , 其中， 所述扫描波形的每个 扫描周期内仅包括两段斜率不同的切角， 所述的扫描波形的每个扫描周期内， 所述扫描波形的第一次电位下降形成的切角的斜率为第一切角斜率， 所述扫描 波形的第二次电位下降形成的切角的斜率为第二切角斜率， 所述的第一切角斜 率小于第二切角斜率。
6、 如权利要求 5所述的液晶面板的驱动方法， 其中， 所述第一次电位下降 是通过控制切角电路中放电电阻放电形成， 所述第二次电位下降是通过减小切 角电路放电电阻放电过程中的阻值。
7、 如权利要求 1所述的液晶面板的驱动方法， 其中， 所述扫描波形的每个 扫描周期的斜率不同的切角的斜率是逐渐增大的。
8、 如权利要求 7所述的液晶面板的驱动方法， 其中， 所述扫描波形的每个 扫描周期的斜率不同的切角斜率逐渐增大是通过增大切角电路放电电阻放电过 程中的阻值实现的。
9、 如权利要求 1所述的液晶面板的驱动方法， 其中， 所述扫描波形的每个 周期内的至少包括三段斜率不同的切角， 其中， 每段切角的斜率大于或小于与 之相邻的那段切角的斜率。
10、 一种实现权利要求 1 所述液晶面板的驱动方法的驱动电路， 包括切角 阻阻值的控制模块。
11、 如权利要求 10所述的液晶面板的驱动电路， 其中， 所述切角电路的放 电电阻为可调的数位电阻， 所述控制模块为用于控制数位电阻阻值改变使放电 电阻放电过程中改变阻值的数位控制模块。
12、 如权利要求 10所述的液晶面板的驱动电路， 其中， 所述切角电路设置 有至少两个放电电阻， 每个放电电阻单独设置有一放电功能控制开关。
PCT/CN2012/086091 2012-11-23 2012-12-07 液晶面板的驱动方法及驱动电路 WO2014079115A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/807,272 US20140145922A1 (en) 2012-11-23 2012-12-07 Lcd panel driving method and driving circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201210482677.4 2012-11-23
CN201210482677.4A CN102956215B (zh) 2012-11-23 2012-11-23 液晶面板的驱动方法及驱动电路

Publications (1)

Publication Number Publication Date
WO2014079115A1 true WO2014079115A1 (zh) 2014-05-30

Family

ID=47764952

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/086091 WO2014079115A1 (zh) 2012-11-23 2012-12-07 液晶面板的驱动方法及驱动电路

Country Status (2)

Country Link
CN (1) CN102956215B (zh)
WO (1) WO2014079115A1 (zh)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102956216A (zh) * 2012-11-23 2013-03-06 深圳市华星光电技术有限公司 液晶面板驱动系统中的切角电路及均齐度调整系统、方法
US9135879B2 (en) 2012-11-23 2015-09-15 Shenzhen China Star Optoelectronics Technology Co., Ltd Chamfer circuit of driving system for LCD panel, uniformity regulating system and method thereof
CN103247280B (zh) * 2013-05-14 2016-02-03 深圳市华星光电技术有限公司 削角电路及其控制方法
US9626927B2 (en) 2014-09-12 2017-04-18 Shenzhen Chine Star Optoelectronics Technology Co., Ltd. Driving circuit and liquid crystal display (LCD) apparatus thereof
CN104240664B (zh) * 2014-09-12 2016-07-27 深圳市华星光电技术有限公司 驱动电路及液晶显示装置
CN105489151B (zh) * 2015-11-30 2019-07-23 深圳市华星光电技术有限公司 削角线路及显示面板
CN105609080B (zh) * 2016-03-16 2018-03-06 深圳市华星光电技术有限公司 可调节削角波形的削角电路及削角波形的调节方法
CN105590610B (zh) * 2016-03-18 2019-04-05 深圳市华星光电技术有限公司 液晶面板驱动系统中的切角电路
CN105719615B (zh) 2016-04-26 2018-08-24 深圳市华星光电技术有限公司 削角调节电路及具有该削角调节电路的液晶显示器
CN105869592B (zh) * 2016-06-01 2018-09-07 深圳市华星光电技术有限公司 显示面板以及切角电路
CN106847153B (zh) * 2017-01-22 2019-11-19 惠科股份有限公司 一种扫描电路、显示设备和扫描电路的驱动方法
CN107818769B (zh) * 2017-10-10 2019-07-12 惠科股份有限公司 显示面板驱动方法及显示装置
CN108831404B (zh) * 2018-09-11 2020-08-11 惠科股份有限公司 显示面板及其驱动方法与显示装置
CN114220374B (zh) * 2021-12-23 2024-03-26 绵阳惠科光电科技有限公司 显示面板的削角电路及显示面板

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1645465A (zh) * 2005-01-31 2005-07-27 广辉电子股份有限公司 液晶显示器的栅极驱动方法与电路
US20070024548A1 (en) * 2005-07-30 2007-02-01 Leigh Stan E Reducing acoustical noise in differently aiming sub-frames of image data frame
CN101937640A (zh) * 2010-08-30 2011-01-05 友达光电股份有限公司 栅脉波调变电路及其调变方法
CN102208173A (zh) * 2010-03-30 2011-10-05 瑞萨电子株式会社 显示装置、差分放大器及用于显示装置的数据线驱动方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3406508B2 (ja) * 1998-03-27 2003-05-12 シャープ株式会社 表示装置および表示方法
CN101630486B (zh) * 2008-07-18 2014-08-06 群创光电股份有限公司 液晶显示装置
CN102280094A (zh) * 2011-08-16 2011-12-14 深圳市华星光电技术有限公司 一种液晶面板驱动电路和使用该电路的液晶显示装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1645465A (zh) * 2005-01-31 2005-07-27 广辉电子股份有限公司 液晶显示器的栅极驱动方法与电路
US20070024548A1 (en) * 2005-07-30 2007-02-01 Leigh Stan E Reducing acoustical noise in differently aiming sub-frames of image data frame
CN102208173A (zh) * 2010-03-30 2011-10-05 瑞萨电子株式会社 显示装置、差分放大器及用于显示装置的数据线驱动方法
CN101937640A (zh) * 2010-08-30 2011-01-05 友达光电股份有限公司 栅脉波调变电路及其调变方法

Also Published As

Publication number Publication date
CN102956215A (zh) 2013-03-06
CN102956215B (zh) 2015-09-09

Similar Documents

Publication Publication Date Title
WO2014079115A1 (zh) 液晶面板的驱动方法及驱动电路
WO2014079114A1 (zh) 液晶面板驱动系统中的切角电路及均齐度调整系统、方法
US6947022B2 (en) Display line drivers and method for signal propagation delay compensation
TWI411993B (zh) 平面顯示裝置
KR101824139B1 (ko) 게이트 드라이버-온-어레이 구동 회로 및 구동 방법
WO2014153822A1 (zh) 显示基板的驱动控制单元、驱动电路及驱动控制方法
CN100403390C (zh) 显示驱动器、显示装置及驱动方法
US10332466B2 (en) Method of driving display panel and display apparatus for performing the same
US9135879B2 (en) Chamfer circuit of driving system for LCD panel, uniformity regulating system and method thereof
WO2008032468A1 (fr) Appareil d'affichage
US20080062341A1 (en) Liquid crystal display device and drive circuit
JP6772236B2 (ja) 表示装置、データドライバ及びゲートドライバ
CN106251803B (zh) 用于显示面板的栅极驱动器、显示面板及显示器
TW201113857A (en) Gate output control method and corresponding gate pulse modulator
WO2008029546A1 (en) Display controller, display device, display system and method for controlling display device
US11088179B2 (en) Liquid crystal display device
US20140145922A1 (en) Lcd panel driving method and driving circuit
JP2005078065A (ja) 液晶ディスプレイのゲートドライバの駆動回路
WO2019080298A1 (zh) 一种显示设备
WO2014048007A1 (zh) 一种驱动电路、液晶显示装置及驱动方法
US9754548B2 (en) Display device with controllable output timing of data voltage in response to gate voltage
JP6880594B2 (ja) 表示ドライバー、電気光学装置及び電子機器
WO2009131102A1 (ja) 液晶表示装置、表示制御装置および液晶表示方法
WO2019080301A1 (zh) 一种显示设备
US20160365060A1 (en) Display device and production method thereof

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 13807272

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12888886

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 12888886

Country of ref document: EP

Kind code of ref document: A1