WO2014075336A1 - 背光调光电路及背光调光方法 - Google Patents

背光调光电路及背光调光方法 Download PDF

Info

Publication number
WO2014075336A1
WO2014075336A1 PCT/CN2012/085224 CN2012085224W WO2014075336A1 WO 2014075336 A1 WO2014075336 A1 WO 2014075336A1 CN 2012085224 W CN2012085224 W CN 2012085224W WO 2014075336 A1 WO2014075336 A1 WO 2014075336A1
Authority
WO
WIPO (PCT)
Prior art keywords
dimming
phase
signal
mode
module
Prior art date
Application number
PCT/CN2012/085224
Other languages
English (en)
French (fr)
Inventor
杨翔
Original Assignee
深圳市华星光电技术有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市华星光电技术有限公司 filed Critical 深圳市华星光电技术有限公司
Priority to DE112012007143.3T priority Critical patent/DE112012007143T5/de
Priority to US13/807,722 priority patent/US8975835B2/en
Publication of WO2014075336A1 publication Critical patent/WO2014075336A1/zh

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/3406—Control of illumination source
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00—Stereoscopic video systems; Multi-view video systems; Details thereof
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00—Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/30—Image reproducers
    • H04N13/332—Displays for viewing with the aid of special glasses or head-mounted displays [HMD]
    • H04N13/341—Displays for viewing with the aid of special glasses or head-mounted displays [HMD] using temporal multiplexing
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/10—Controlling the intensity of the light
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00—Control of display operating conditions
    • G09G2320/06—Adjustment of display parameters
    • G09G2320/0626—Adjustment of display parameters for control of overall brightness
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/001—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background
    • G09G3/003—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes using specific devices not provided for in groups G09G3/02 - G09G3/36, e.g. using an intermediate record carrier such as a film slide; Projection systems; Display of non-alphanumerical information, solely or in combination with alphanumerical information, e.g. digital display on projected diapositive as background to produce spatial visual effects
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N13/00—Stereoscopic video systems; Multi-view video systems; Details thereof
    • H04N13/30—Image reproducers
    • H04N13/356—Image reproducers having separate monoscopic and stereoscopic modes

Definitions

  • the present invention relates to liquid crystal display technology, and more particularly to a backlight dimming circuit and a backlight dimming method. Background technique
  • 3D LCD TVs there is a SHUTTER GLASS 3D display technology which is currently the most commonly used technology. It uses the backlight partition to flash, separately displays the signals of the left and right eyes, and then with the synchronized blinking glasses, you can see the left and right eyes. Different images.
  • the shutter-type 3D display technology utilizes image processing technology to make the human eye feel the general visual effect like a stereoscopic image, mainly including: alternately outputting left and right eye image frame signals to the liquid crystal panel, respectively driving the liquid crystal panel to form a left,
  • the right eye image together with the scanning backlight module (scanning BLU) and the timing control of the shutter glasses, causes the left and right eye signals to stimulate the left and right eyes respectively, so that people can feel the 3D image.
  • the timing controller is usually required to convert 2D and 3D dimming information from the movement board (synchronization time, dimming duty ratio (DUTY), conversion instruction between 2D/3D) Converted into a serial peripheral interface (SPI) signal to the micro control unit (MCU), the MCU decodes the signal available to the LED driver (DRIVER) to the LED driver chip (DRIVER IC), and the LED DRIVER IC converts it to the corresponding dimming DUTY And the current is given to the LED.
  • SPI serial peripheral interface
  • Another object of the present invention is to provide a backlight dimming method that reduces transmission signals, thereby reducing the risk of interference during signal transmission.
  • the present invention provides a backlight dimming circuit, including:
  • phase-locked loop dimming module detects a rising edge of the 3D sync signal to generate a multi-channel dimming signal in a 3D mode that is in phase with the 3D sync signal, the phase-locked loop dimming mode The block also determines the duty cycle in 3D mode based on the analog dimming level;
  • phase delay module which receives the multi-channel 3D mode dimming signal from the phase-locked loop dimming module, and outputs the dimmed signal of the multi-channel 3D mode according to the delay setting value;
  • An external dimming module that receives an external dimming signal to generate a 2D mode dimming signal; a trigger that receives the 2D mode dimming signal and the multi-channel 3D mode dimming signal that is output by time division and The dimming signal outputting the 2D mode or the multiplexed 3D mode dimming signal outputted by the way-by-channel is determined according to the 2D/3D conversion signal.
  • the phase-locked loop dimming module is an analog phase-locked loop or a digital phase-locked loop.
  • the analog phase-locked loop includes a phase reference extraction circuit, a voltage-controlled oscillator, a phase comparator, and a control circuit, and the analog phase-locked loop extracts a 3D synchronization signal as a phase reference signal, and the voltage-controlled oscillator has a triangular wave generation circuit and A square wave signal is generated in comparison with the analog dimming level.
  • the phase delay module includes an adjustable counter, and when the counter reaches the set value, the transmission channel of the corresponding path is turned on.
  • the phase delay module is connected to the capacitor, and the delay setting value is set by the value of the capacitor.
  • the external dimming module is an operational amplifier.
  • the 2D/3D conversion signal is a high and low level signal.
  • the phase-locked loop dimming module is integrated in the LED driving chip.
  • the invention also provides a backlight dimming circuit, comprising:
  • phase-locked loop dimming module detects a rising edge of the 3D sync signal to generate a multi-channel dimming signal in a 3D mode that is in phase with the 3D sync signal, and the phase-locked loop dimming module is further configured according to The analog dimming level determines the duty cycle in 3D mode;
  • phase delay module which receives the multi-channel 3D mode dimming signal from the phase-locked loop dimming module, and outputs the dimmed signal of the multi-channel 3D mode according to the delay setting value;
  • An external dimming module that receives an external dimming signal to generate a 2D mode dimming signal; a trigger that receives the 2D mode dimming signal and the multi-channel 3D mode dimming signal that is output by time division and Determining, according to the 2D/3D conversion signal, a dimming signal outputting the 2D mode or a multiplexed 3D mode dimming signal outputted by the way-by-channel;
  • phase locked loop dimming module is an analog phase locked loop or a digital phase locked loop
  • the analog phase-locked loop includes a phase reference extraction circuit, a voltage-controlled oscillator, a phase comparator, and a control circuit, and the analog phase-locked loop extracts a 3D synchronization signal as a phase reference signal, and the voltage-controlled oscillator has a triangular wave generation circuit and Comparing with the analog dimming level to generate a square wave signal; wherein the phase delay module includes an adjustable counter, when the counter reaches the setting When the value is set, the transmission channel of the corresponding path is opened;
  • the phase delay module is connected to the capacitor, and the delay setting value is set by the value of the capacitor; wherein the external dimming module is an operational amplifier;
  • the 2D/3D conversion signal is a high level signal
  • the phase-locked loop dimming module is integrated in the LED driving chip.
  • the invention also provides a backlight dimming method, comprising:
  • Step 1 Using a phase-locked loop dimming module to detect a rising edge of the 3D sync signal to generate a multi-channel dimming signal in a 3D mode that is in phase with the 3D sync signal, the phase-locked loop dimming module is also based on an analog dimming level. Determine the duty cycle in 3D mode;
  • Step 2 using the phase delay module to receive the multi-channel 3D mode dimming signal from the phase-locked loop dimming module, and outputting the dimming signal of the multi-channel 3D mode according to the delay setting value;
  • Step 3 receiving an external dimming signal by using an external dimming module to generate a dimming signal in a 2D mode
  • Step 4 using a trigger to receive the dimming signal of the 2D mode and the multiplexed 3D mode dimming signal output by the way-by-channel and determining the dimming signal outputting the 2D mode according to the 2D/3D conversion signal or Multi-channel 3D mode dimming signal output by time division.
  • the phase-locked loop dimming module is integrated in the LED driving chip.
  • the backlight dimming circuit and the backlight dimming method of the invention can reduce the transmission signal, thereby reducing the risk of interference during signal transmission; the integrated design can be adopted, and no excessive information processing is required, and the cost is reduced.
  • FIG. 1 is a block diagram of a preferred embodiment of a backlight dimming circuit of the present invention
  • FIG. 2 is a flow chart of a preferred embodiment of a backlight dimming method of the present invention. detailed description
  • FIG. 1 it is a block diagram of a preferred embodiment of a backlight dimming circuit of the present invention.
  • the backlight dimming circuit mainly comprises:
  • phase locked loop dimming module 11 detects the rising edge of the 3D sync signal to generate multiple 3D mode dimming in phase with the 3D sync signal (DIMMING) signal, phase-locked loop dimming module 11 also determines the duty cycle in 3D mode according to the analog dimming level (DC DUTY);
  • the phase delay module 12 receives the multiplexed 3D mode dimming signal from the phase locked loop dimming module 11 and divides the multiplexed 3D mode dimming signal according to the delay setting value (DELAY SET ) Time output; through the adjustable phase delay module 12, the dimming signal is time-divisionally outputted to implement a 3D scanning (SANNING) function;
  • An external tunning (EXT DIMMING) module 13 receives an external dimming (PDIM) signal to generate a 2D mode dimming signal, the external dimming signal can be received from the core board; the external dimming module 13 can be built in the LED The operational amplifier in the driver chip can follow the PDIM signal;
  • PDIM external dimming
  • a flip-flop 14 that receives the dimming signal of the 2D mode and the multiplexed 3D mode dimming signal output by the way-by-channel and determines the dimming signal or the button that outputs the 2D mode according to the 2D/3D conversion signal Multi-channel 3D mode dimming signal output by the time division.
  • the output dimming signal of 2D or 3D mode is used to drive the LED backlight of the liquid crystal display device.
  • the 2D/3D conversion signal can be a high-low level signal, and the flip-flop 14 determines which dimming to transmit according to the 2D/3D conversion signal.
  • the high level can be set to a 3D state and the low level to a 2D state.
  • the 2D/3D conversion signal can be transmitted through the lapped selection circuit, so that the 3D sync signal can be shielded in 2D mode.
  • the 3D sync signal is generally a vertical sync (VSY C) signal provided by the movement board, using the slave board.
  • the PDIM signal is dimmed; the PDIM signal is masked in 3D mode, and the VSY C signal is selected.
  • the phase-locked loop dimming module 11 can be an analog phase-locked loop or a digital phase-locked loop.
  • the analog phase-locked loop is mainly composed of a phase reference extraction circuit, a voltage controlled oscillator, a phase comparator, a control circuit, etc., and the analog phase-locked loop extracts a 3D synchronous signal as a phase reference signal, and the voltage controlled oscillator has a triangular wave generating circuit. And generate a square wave signal compared with the analog dimming level.
  • the phase-locked loop dimming module 11 can be integrated into the LED driver chip to reduce the transmission signal, thereby reducing the risk of interference during signal transmission. The integrated design does not require excessive information processing and reduces costs.
  • the phase delay module 12, the external dimming module 13 or the flip-flop 14 can also be integrated in the LED driver chip.
  • the phase delay (PHASE DELAY) module 12 can be an adjustable counter. When the counter reaches the set value, the transmission channel (CH) of the corresponding path is turned on, and the plurality of transmission channels (CH) and so on. Thereby, the dimming signal is time-divisionally outputted, and the 3D scanning (SANNING) function is realized.
  • the phase delay module 12 can be connected to a capacitor. The delay set value is set by the value of the capacitor, that is, the delay (DELAY) is set according to the value of the capacitor.
  • the backlight dimming method mainly includes: Step 1: Using a phase-locked loop dimming module to detect a rising edge of the 3D sync signal to generate a multi-channel dimming signal in a 3D mode that is in phase with the 3D sync signal, the phase-locked loop dimming module is also based on an analog dimming level. Determine the duty cycle in 3D mode;
  • Step 2 using the phase delay module to receive the multi-channel 3D mode dimming signal from the phase-locked loop dimming module, and outputting the dimming signal of the multi-channel 3D mode according to the delay setting value;
  • Step 3 receiving an external dimming signal by using an external dimming module to generate a dimming signal in a 2D mode
  • Step 4 using a trigger to receive the dimming signal of the 2D mode and the multiplexed 3D mode dimming signal output by the way-by-channel and determining the dimming signal outputting the 2D mode according to the 2D/3D conversion signal or Multi-channel 3D mode dimming signal output by time division.
  • the phase-locked loop dimming module can be integrated into the LED driving chip.
  • the backlight dimming method of the invention integrates a phase-locked loop (PLL) into an LED driving chip, detects a 3D synchronization signal through a phase-locked loop module, generates an in-phase dimming signal according to a 3D synchronization signal, and then passes an adjustable phase
  • the delay module outputs the dimming signal in a time-sharing manner to implement the 3D scanning function.
  • the 3D sync signal can be shielded in 2D mode by using the lap selection circuit, and the PDIM signal can be dimmed using the PDIM signal of the movement board to shield the PDIM signal in 3D mode.
  • the backlight dimming circuit and the backlight dimming method of the present invention can reduce the transmission signal, thereby reducing the risk of interference during signal transmission; the integrated design can be used, and no excessive information processing is required, and the cost is reduced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Circuit Arrangement For Electric Light Sources In General (AREA)

Abstract

一种背光调光电路及背光调光方法。该背光调光电路包括：锁相环调光模块（11），其侦测3D同步信号的上升沿以产生多路与该3D同步信号同相位的3D模式的调光信号；相位延迟模块（12），其根据延迟设定值对该多路的3D模式的调光信号按路分时输出；外部调光模块（13），其接收外部调光信号以产生2D模式的调光信号；触发器（14），其接收该2D模式的调光信号以及该按路分时输出的多路的3D模式的调光信号，并且根据2D/3D转换信号来决定输出该2D模式的调光信号或该按路分时输出的多路的3D模式的调光信号。该背光调光电路及方法可以减少传输信号，从而减少信号传输途中被干扰的风险；也可以采用集成设计，不需要过多的信息处理，降低成本。

Description

背光调光电路及背光调光方法 技术领域
本发明涉及液晶显示技术， 尤其涉及一种背光调光电路及背光调光方 法。 背景技术
随著 LED 电视快速发展， 其即将进入另一个阶段—— 3D 液晶电 视。 3D 液晶电视中， 有一种快门式（ SHUTTER GLASS ) 3D 显示技术是 目前最普遍使用的技术， 其利用背光分区闪烁， 分开显示左右眼的信号， 再搭配同步闪烁的眼镜， 即可使左右眼看到不同的影像。 快门式 3D 显示 技术利用影像处理技术， 使人眼感受如同立体影像一般的视觉效果， 主要 包括： 使左、 右眼图像帧 （frame )信号交替输出至液晶面板， 驱动液晶面 板上分别形成左、 右眼图像， 配合扫描式背光模组（scanning BLU ) 的照 射加上快门眼镜的时序控制， 使左、 右眼信号分别刺激左、 右眼， 从而使 人感受 3D图像。
在 SHUTTER GLASS 3D 显示技术中， 通常需要时序控制器 ( TCON ) 将来自机芯板的 2D、 3D 调光信息 （同步时间， 调光占空比 ( DUTY ) , 2D/3D之间的转换指令）转换成串行外设接口 （SPI )信号到 微控制单元（MCU ) , MCU解码成 LED 驱动 （DRIVER )可用的信号到 LED 驱动芯片 （DRIVER IC ) , LED DRIVER IC 再转换成对应的调光 DUTY和电流给到 LED。
现有背光调光技术的缺陷在于， 方案复杂， 在信号传输和处理过程中 易受到杂讯干扰， 且方案成本较高， 因此亟需改进。 发明内容
因此， 本发明的目的在于提供一种背光调光电路， 减少传输信号， 从 而减少信号传输途中被干扰的风险。
本发明的另一目的在于提供一种背光调光方法， 减少传输信号， 从而 减少信号传输途中被干扰的风险。
为实现上述目的， 本发明提供一种背光调光电路， 其包括：
锁相环调光模块， 该锁相环调光模块侦测 3D 同步信号的上升沿以产 生多路与该 3D 同步信号同相位的 3D模式的调光信号， 该锁相环调光模 块还根据模拟调光电平决定 3D模式下的占空比；
相位延迟模块， 其接收来自该锁相环调光模块的多路的 3D模式的调 光信号， 并根据延迟设定值对该多路的 3D 模式的调光信号按路分时输 出；
外部调光模块， 其接收外部调光信号以产生 2D模式的调光信号； 触发器， 其接收该 2D模式的调光信号以及该按路分时输出的多路的 3D模式的调光信号并且根据 2D/3D转换信号来决定输出该 2D模式的调 光信号或该按路分时输出的多路的 3D模式的调光信号。
其中， 该锁相环调光模块为模拟锁相环或数字锁相环。
其中， 该模拟锁相环包括相位参考提取电路、 压控振荡器、 相位比较 器、 控制电路， 该模拟锁相环提取 3D 同步信号作为相位的参考信号， 该 压控振荡器具有三角波发生电路并与模拟调光电平比较产生一方波信号。
其中， 该相位延迟模块包括可调的计数器， 当该计数器计数到达设定 的值时， 开通对应路的传输通道。
其中， 该相位延迟模块连接电容， 该延迟设定值由该电容的值设定。 其中， 该外部调光模块为运算放大器。
其中， 该 2D/3D转换信号为高低电平信号。
其中， 该锁相环调光模块集成于 LED驱动芯片中。
本发明还提供一种背光调光电路， 包括：
锁相环调光模块， 该锁相环调光模块侦测 3D 同步信号的上升沿以产 生多路与该 3D 同步信号同相位的 3D模式的调光信号， 该锁相环调光模 块还根据模拟调光电平决定 3D模式下的占空比；
相位延迟模块， 其接收来自该锁相环调光模块的多路的 3D模式的调 光信号， 并根据延迟设定值对该多路的 3D 模式的调光信号按路分时输 出；
外部调光模块， 其接收外部调光信号以产生 2D模式的调光信号； 触发器， 其接收该 2D模式的调光信号以及该按路分时输出的多路的 3D模式的调光信号并且根据 2D/3D转换信号来决定输出该 2D模式的调 光信号或该按路分时输出的多路的 3D模式的调光信号；
其中， 该锁相环调光模块为模拟锁相环或数字锁相环；
其中， 该模拟锁相环包括相位参考提取电路、 压控振荡器、 相位比较 器、 控制电路， 该模拟锁相环提取 3D 同步信号作为相位的参考信号， 该 压控振荡器具有三角波发生电路并与模拟调光电平比较产生一方波信号； 其中， 该相位延迟模块包括可调的计数器， 当该计数器计数到达设定 的值时， 开通对应路的传输通道；
其中， 该相位延迟模块连接电容， 该延迟设定值由该电容的值设定； 其中， 该外部调光模块为运算放大器；
其中， 该 2D/3D转换信号为高低电平信号；
其中， 该锁相环调光模块集成于 LED驱动芯片中。
本发明还提供了一种背光调光方法， 包括：
步骤 1、 使用锁相环调光模块侦测 3D 同步信号的上升沿以产生多路 与该 3D 同步信号同相位的 3D模式的调光信号， 该锁相环调光模块还根 据模拟调光电平决定 3D模式下的占空比；
步骤 2、 使用相位延迟模块接收来自该锁相环调光模块的多路的 3D 模式的调光信号， 并根据延迟设定值对该多路的 3D模式的调光信号按路 分时输出；
步骤 3、 使用外部调光模块接收外部调光信号以产生 2D模式的调光 信号；
步骤 4、 使用触发器接收该 2D模式的调光信号以及该按路分时输出 的多路的 3D模式的调光信号并且根据 2D/3D转换信号来决定输出该 2D 模式的调光信号或该按路分时输出的多路的 3D模式的调光信号。
其中， 该锁相环调光模块集成于 LED驱动芯片中。
本发明的背光调光电路及背光调光方法可以减少传输信号， 从而减少 信号传输途中被干扰的风险； 可以采用集成设计， 不需要过多的信息处 理， 成本降低。 附图说明
下面结合附图， 通过对本发明的具体实施方式详细描述， 将使本发明 的技术方案及其他有益效果显而易见。
附图中，
图 1为本发明背光调光电路一较佳实施例的模块结构图；
图 2为本发明背光调光方法一较佳实施例的流程图。 具体实施方式
参见图 1 , 其为本发明背光调光电路一较佳实施例的模块结构图。 该 背光调光电路主要包括：
锁相环调光（PLL DIMMING )模块 11 , 锁相环调光模块 11侦测 3D 同步信号的上升沿以产生多路与该 3D 同步信号同相位的 3D模式的调光 ( DIMMING ) 信号， 锁相环调光模块 11 还根据模拟调光电平 （DC DUTY ) 决定 3D模式下的占空比；
相位延迟模块 12, 其接收来自锁相环调光模块 11 的多路的 3D模式 的调光信号， 并根据延迟设定值（DELAY SET )对该多路的 3D模式的调 光信号按路分时输出； 通过可调整的相位延迟模块 12, 将调光信号分时输 出， 实现 3D扫描 （SANNING ) 功能；
外部调光（EXT DIMMING )模块 13 , 其接收外部调光（ PDIM )信 号以产生 2D模式的调光信号， 该外部调光信号可以接收自机芯板； 外部 调光模块 13可以为内置于 LED驱动芯片中的运算放大器， 跟随 PDIM信 号即可；
触发器 14, 其接收该 2D模式的调光信号以及该按路分时输出的多路 的 3D模式的调光信号并且根据 2D/3D转换信号来决定输出该 2D模式的 调光信号或该按路分时输出的多路的 3D模式的调光信号。 输出的 2D或 3D模式的调光信号用于驱动液晶显示装置的 LED背光。 该 2D/3D转换信 号可以为高低电平信号， 触发器 14根据 2D/3D转换信号来决定传输哪一 路调光， 例如， 可以设置高电平为 3D状态， 低电平为 2D状态。
2D/3D转换信号可以通过搭接的选择电路传输， 从而可以在 2D模式 下屏蔽 3D 同步信号， 3D 同步信号一般为由机芯板提供的垂直同步 ( VSY C )信号， 使用来自机芯板的 PDIM信号调光； 在 3D模式下下屏 蔽 PDIM信号， 选择 VSY C信号。
锁相环调光模块 11 可以为模拟锁相环或数字锁相环。 该模拟锁相环 主要由相位参考提取电路、 压控振荡器、 相位比较器、 控制电路等组成， 该模拟锁相环提取 3D 同步信号作为相位的参考信号， 该压控振荡器具有 三角波发生电路并与模拟调光电平比较产生一方波信号。 锁相环调光模块 11 可以集成于 LED驱动芯片中， 减少传输信号， 从而减少信号传输途中 被干扰的风险； 集成设计， 不需要过多的信息处理， 成本降低。 相位延迟 模块 12、 外部调光模块 13或触发器 14也可以集成于 LED驱动芯片中。
该相位延迟（PHASE DELAY )模块 12里面可以是可调的一计数器， 当该计数器计数到达设定的值时， 开通对应路的传输通道（CH ) ， 多个传 输通道 （CH ) 以此类推。 从而将调光信号分时输出， 实现 3D 扫描 ( SANNING )功能。 相位延迟模块 12可以连接电容， 该延迟设定值由该 电容的值设定， 也就是根据电容的值设定延迟（DELAY ) 的时间。
参见图 2, 其为本发明背光调光方法一较佳实施例的流程图。 该背光 调光方法主要包括： 步骤 1、 使用锁相环调光模块侦测 3D 同步信号的上升沿以产生多路 与该 3D 同步信号同相位的 3D模式的调光信号， 该锁相环调光模块还根 据模拟调光电平决定 3D模式下的占空比；
步骤 2、 使用相位延迟模块接收来自该锁相环调光模块的多路的 3D 模式的调光信号， 并根据延迟设定值对该多路的 3D模式的调光信号按路 分时输出；
步骤 3、 使用外部调光模块接收外部调光信号以产生 2D模式的调光 信号；
步骤 4、 使用触发器接收该 2D模式的调光信号以及该按路分时输出 的多路的 3D模式的调光信号并且根据 2D/3D转换信号来决定输出该 2D 模式的调光信号或该按路分时输出的多路的 3D模式的调光信号。 其中， 该锁相环调光模块可以集成于 LED驱动芯片中。
本发明的背光调光方法将锁相环（PLL ) 集成到 LED驱动芯片中， 通 过锁相环模块侦测 3D 同步信号， 根据 3D 同步信号产生同相位的调光信 号， 然后通过可调整的相位延迟模块将调光信号分时输出， 从而实现 3D 扫描功能。 另外可以通过搭接选择电路， 在 2D模式下屏蔽 3D 同步信 号， 使用机芯板的 PDIM信号调光， 在 3D模式下屏蔽 PDIM信号， 选择
3D同步信号。
综上所述， 本发明的背光调光电路及背光调光方法可以减少传输信 号， 从而减少信号传输途中被干扰的风险； 可以采用集成设计， 不需要过 多的信息处理， 成本降低。
以上所述， 对于本领域的普通技术人员来说， 可以根据本发明的技术 方案和技术构思作出其他各种相应的改变和变形， 而所有这些改变和变形 都应属于本发明后附的权利要求的保护范围。

Claims

权 利 要 求
1、 一种背光调光电路， 包括：
锁相环调光模块， 该锁相环调光模块侦测 3D 同步信号的上升沿以产 生多路与该 3D 同步信号同相位的 3D模式的调光信号， 该锁相环调光模 块还根据模拟调光电平决定 3D模式下的占空比；
相位延迟模块， 其接收来自该锁相环调光模块的多路的 3D模式的调 光信号， 并根据延迟设定值对该多路的 3D 模式的调光信号按路分时输 出；
外部调光模块， 其接收外部调光信号以产生 2D模式的调光信号； 触发器， 其接收该 2D模式的调光信号以及该按路分时输出的多路的 3D模式的调光信号并且根据 2D/3D转换信号来决定输出该 2D模式的调 光信号或该按路分时输出的多路的 3D模式的调光信号。
2、 如权利要求 1 所述的背光调光电路， 其中， 该锁相环调光模块为 模拟锁相环或数字锁相环。
3、 如权利要求 2 所述的背光调光电路， 其中， 该模拟锁相环包括相 位参考提取电路、 压控振荡器、 相位比较器、 控制电路， 该模拟锁相环提 取 3D 同步信号作为相位的参考信号， 该压控振荡器具有三角波发生电路 并与模拟调光电平比较产生一方波信号。
4、 如权利要求 1 所述的背光调光电路， 其中， 该相位延迟模块包括 可调的计数器， 当该计数器计数到达设定的值时， 开通对应路的传输通 道。
5、 如权利要求 1 所述的背光调光电路， 其中， 该相位延迟模块连接 电容， 该延迟设定值由该电容的值设定。
6、 如权利要求 1 所述的背光调光电路， 其中， 该外部调光模块为运 算放大器。
7、 如权利要求 1 所述的背光调光电路， 其中， 该 2D/3D转换信号为 高低电平信号。
8、 如权利要求 1 所述的背光调光电路， 其中， 该锁相环调光模块集 成于 LED驱动芯片中。
9、 一种背光调光电路， 包括：
锁相环调光模块， 该锁相环调光模块侦测 3D 同步信号的上升沿以产 生多路与该 3D 同步信号同相位的 3D模式的调光信号， 该锁相环调光模 块还根据模拟调光电平决定 3D模式下的占空比；
相位延迟模块， 其接收来自该锁相环调光模块的多路的 3D模式的调 光信号， 并根据延迟设定值对该多路的 3D 模式的调光信号按路分时输 出；
外部调光模块， 其接收外部调光信号以产生 2D模式的调光信号； 触发器， 其接收该 2D模式的调光信号以及该按路分时输出的多路的 3D模式的调光信号并且根据 2D/3D转换信号来决定输出该 2D模式的调 光信号或该按路分时输出的多路的 3D模式的调光信号；
其中， 该锁相环调光模块为模拟锁相环或数字锁相环；
其中， 该模拟锁相环包括相位参考提取电路、 压控振荡器、 相位比较 器、 控制电路， 该模拟锁相环提取 3D 同步信号作为相位的参考信号， 该 压控振荡器具有三角波发生电路并与模拟调光电平比较产生一方波信号； 其中， 该相位延迟模块包括可调的计数器， 当该计数器计数到达设定 的值时， 开通对应路的传输通道；
其中， 该相位延迟模块连接电容， 该延迟设定值由该电容的值设定； 其中， 该外部调光模块为运算放大器；
其中， 该 2D/3D转换信号为高低电平信号；
其中， 该锁相环调光模块集成于 LED驱动芯片中。
10、 一种背光调光方法， 包括：
步骤 1、 使用锁相环调光模块侦测 3D 同步信号的上升沿以产生多路 与该 3D 同步信号同相位的 3D模式的调光信号， 该锁相环调光模块还根 据模拟调光电平决定 3D模式下的占空比；
步骤 2、 使用相位延迟模块接收来自该锁相环调光模块的多路的 3D 模式的调光信号， 并根据延迟设定值对该多路的 3D模式的调光信号按路 分时输出；
步骤 3、 使用外部调光模块接收外部调光信号以产生 2D模式的调光 信号；
步骤 4、 使用触发器接收该 2D模式的调光信号以及该按路分时输出 的多路的 3D模式的调光信号并且根据 2D/3D转换信号来决定输出该 2D 模式的调光信号或该按路分时输出的多路的 3D模式的调光信号。
11、 如权利要求 10 所述的背光调光方法， 其中， 该锁相环调光模块 集成于 LED驱动芯片中。
PCT/CN2012/085224 2012-11-16 2012-11-25 背光调光电路及背光调光方法 WO2014075336A1 (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
DE112012007143.3T DE112012007143T5 (de) 2012-11-16 2012-11-25 Dimmerschaltung für eine Hintergrundbeleuchtung und Dimmungsverfahren für eine Hintergrundbeleuchtung
US13/807,722 US8975835B2 (en) 2012-11-16 2012-11-25 Backlight dimmer circuit and backlight dimming method

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201210465169.5A CN102930835B (zh) 2012-11-16 2012-11-16 背光调光电路及背光调光方法
CN201210465169.5 2012-11-16

Publications (1)

Publication Number Publication Date
WO2014075336A1 true WO2014075336A1 (zh) 2014-05-22

Family

ID=47645620

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2012/085224 WO2014075336A1 (zh) 2012-11-16 2012-11-25 背光调光电路及背光调光方法

Country Status (4)

Country Link
US (1) US8975835B2 (zh)
CN (1) CN102930835B (zh)
DE (1) DE112012007143T5 (zh)
WO (1) WO2014075336A1 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7187947B1 (en) 2000-03-28 2007-03-06 Affinity Labs, Llc System and method for communicating selected information to an electronic device
CN105825821B (zh) * 2016-05-18 2018-09-14 青岛海信电器股份有限公司 背光源的控制方法、背光源的控制装置和液晶显示屏
US10891910B2 (en) * 2018-11-12 2021-01-12 Himax Technologies Limited Liquid crystal display device
TWI723819B (zh) * 2020-03-26 2021-04-01 聚積科技股份有限公司 顯示器的背光驅動方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR970060975A (ko) * 1996-01-06 1997-08-12 김광호 입체영상재생장치
US6593959B1 (en) * 1998-04-16 2003-07-15 Samsung Electronics Co., Ltd. Stereoscopic image display apparatus using micropolarizer
CN101051136A (zh) * 2007-05-24 2007-10-10 友达光电股份有限公司 改善液晶显示器的电磁干扰的方法及时序控制器
US20100020004A1 (en) * 2008-07-23 2010-01-28 Apple Inc. Led backlight driver synchronization and power reduction
CN102237044A (zh) * 2011-07-13 2011-11-09 深圳Tcl新技术有限公司 Led背光灯驱动方法、驱动装置及驱动电路
CN102354484A (zh) * 2011-09-20 2012-02-15 深圳市华星光电技术有限公司 Led调光驱动装置、方法及液晶显示器
CN102446494A (zh) * 2010-10-08 2012-05-09 乐金显示有限公司 液晶显示器及其局部调光控制方法

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10319933A (ja) * 1997-05-21 1998-12-04 Sony Corp ドットクロック発生回路
JP3502618B2 (ja) * 2001-07-19 2004-03-02 松下電器産業株式会社 位相同期ループ回路、及びデータ再生装置
US6864644B2 (en) * 2002-11-14 2005-03-08 Fyre Storm, Inc. Method of tuning a circuit for energizing a cold cathode fluorescent lamp
US9390659B2 (en) * 2007-07-18 2016-07-12 Ams Ag Circuit configuration and method for controlling particularly segmented LED background illumination
DE102007033471B4 (de) * 2007-07-18 2011-09-22 Austriamicrosystems Ag Schaltungsanordnung und Verfahren zur Ansteuerung segmentierter LED-Hintergrundbeleuchtungen
US8022635B2 (en) * 2008-05-25 2011-09-20 Microsemi Corporation CCFL controller with multi-function terminal
US8441429B2 (en) * 2008-10-14 2013-05-14 Sharp Kabushiki Kaisha Clock generation circuit, light source control circuit, and display device
JP5340719B2 (ja) * 2008-12-25 2013-11-13 ローム株式会社 発光素子の制御回路、それを用いた発光装置、ならびに液晶ディスプレイ装置
JP5600456B2 (ja) * 2009-05-19 2014-10-01 ローム株式会社 発光ダイオードの駆動回路およびそれを用いた発光装置およびディスプレイ装置、駆動回路の保護方法
KR101279124B1 (ko) * 2009-12-28 2013-06-26 엘지디스플레이 주식회사 액정표시장치와 그 ｆｐｇａ 초기화 방법
CN102572476B (zh) * 2011-12-19 2014-08-20 四川长虹电器股份有限公司 一种消除串扰重影现象的装置及方法

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR970060975A (ko) * 1996-01-06 1997-08-12 김광호 입체영상재생장치
US6593959B1 (en) * 1998-04-16 2003-07-15 Samsung Electronics Co., Ltd. Stereoscopic image display apparatus using micropolarizer
CN101051136A (zh) * 2007-05-24 2007-10-10 友达光电股份有限公司 改善液晶显示器的电磁干扰的方法及时序控制器
US20100020004A1 (en) * 2008-07-23 2010-01-28 Apple Inc. Led backlight driver synchronization and power reduction
CN102446494A (zh) * 2010-10-08 2012-05-09 乐金显示有限公司 液晶显示器及其局部调光控制方法
CN102237044A (zh) * 2011-07-13 2011-11-09 深圳Tcl新技术有限公司 Led背光灯驱动方法、驱动装置及驱动电路
CN102354484A (zh) * 2011-09-20 2012-02-15 深圳市华星光电技术有限公司 Led调光驱动装置、方法及液晶显示器

Also Published As

Publication number Publication date
DE112012007143T5 (de) 2015-07-30
US20140191680A1 (en) 2014-07-10
CN102930835A (zh) 2013-02-13
US8975835B2 (en) 2015-03-10
CN102930835B (zh) 2015-02-04

Similar Documents

Publication Publication Date Title
US8957834B2 (en) Timing controller with frequency modulation, converter with frequency modulation for scanning-based backlight unit module, and control system for 3D display
US10692443B2 (en) Synchronous backlight device and operation method thereof
WO2014075336A1 (zh) 背光调光电路及背光调光方法
CN106097983B (zh) 液晶显示装置中的背光控制方法、装置及液晶显示装置
US9613560B2 (en) Backlight driving method, backlight driving device, and display device
CN101815226B (zh) 影像调整装置及影像调整方法
CN102930845B (zh) 液晶显示时序驱动器
CN104412585A (zh) 用于多传感器照相机装置的同步控制器和相关同步方法
KR101315084B1 (ko) 임베디드 디스플레이포트 시스템과 그를 위한 패널 셀프 리프레시 모드를 채용한 타이밍 컨트롤러 및 패널 셀프 리프레시 모드 제어 방법
JP2011128548A (ja) 画像表示装置、画像表示観察システム及び画像表示方法
TWI522993B (zh) 立體影像顯示系統、顯示器及顯示器之背光模組控制方法
US20140078271A1 (en) Display apparatus, projection apparatus, display assist apparatus, and system
JP2011075745A (ja) 画像表示観察システム、光変調器、及び画像表示装置
TW201204006A (en) Liquid crystal display system for displaying three-dimensional video and method of operating a liquid crystal display system
JP2017535042A (ja) バックライトユニット及びその駆動方法と、液晶表示装置
US8908019B2 (en) System and method for controlling shutters of a shutter glass viewing device
WO2014117557A1 (zh) 3d同步信号传输方法、装置和3d电视机
WO2014048125A1 (zh) 3d液晶显示装置的驱动方法、驱动系统和一种3d眼镜
CN103390389A (zh) 液晶显示装置、面板驱动装置及控制电路
CN102542993A (zh) 一种基于高帧率视频显示的信息隐藏技术
TWI687916B (zh) 控制背光源的電路裝置及其操作方法
TWI490746B (zh) 應用於觸控與可切換２ｄ／３ｄ模式的控制系統
TW201342347A (zh) 液晶顯示裝置、面板驅動裝置及控制電路
KR20080064514A (ko) 입체 영상의 처리가 가능한 디스플레이장치 및 그 제어방법
WO2023087494A1 (zh) 局域调光驱动电路、方法及系统

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 13807722

Country of ref document: US

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 12888588

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 112012007143

Country of ref document: DE

Ref document number: 1120120071433

Country of ref document: DE

122 Ep: pct application non-entry in european phase

Ref document number: 12888588

Country of ref document: EP

Kind code of ref document: A1