Classifications

• • G—PHYSICS
  • G06—COMPUTING; CALCULATING OR COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
  • G06F7/58—Random or pseudo-random number generators
  • G06F7/588—Random number generators, i.e. based on natural stochastic processes
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
  • H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
  • H04L9/0816—Key establishment, i.e. cryptographic processes or cryptographic protocols whereby a shared secret becomes available to two or more parties, for subsequent use
  • H04L9/0852—Quantum cryptography

Definitions

• the present invention relates to a method and apparatus to produce parallel random bits of high speed via Quantum Random Number Generator (QRNG) utilizing multi random source (MRS) processor.
• QRNG Quantum Random Number Generator
• MRS multi random source
• Random numbers are used in cryptography for securing data, Monte Carlo numerical simulations and calculations, tokens in identity management, statistical research, randomized algorithms, and gaming applications.
• a random number generator is a computational or physical device designed to generate a sequence of numbers or symbols that lack any pattern, i.e., appear random.
• a Quantum Random Number Generator (QRNG) relies on photons or light particles that are sent one by one onto a semi-transparent mirror and detected. The exclusive events of reflection and transmission are associated to "0" - "1" bit values. Because photonic emission is random, the number generated by the QRNG is random.
• one-time pad (OTP) encryption requires a high-speed random bit.
• the true random numbers are used in applications where it requires non repetitive events which are becoming increasingly important.
• hardware-based random number generators are not reliable, are big in size, and do not have the capacity to run larger size applications due to a low output rate or speed.
• the present invention establishes multi random source (MRS) processor in quantum random number generator (QRNG) to process digital output from optical signal and sequence in parallel processing, where digital signal can be captured in parallel processing to increased speed and maintaining true randomness of output bit of each channel.
• MRS multi random source
• QRNG quantum random number generator
• the present invention provides the ability of increasing higher output and randomness output bits.
• the present invention provides an apparatus (100) for producing parallel random high speed bits via Quantum Random Number Generator (QRNG).
• the apparatus comprising at least one optical system (110) and at least one multi random source (MRS) processor (120).
• the at least one optical system further comprising optical component, analog processor and digital data processor for generating analog signals and converting analog signals to sequence of digital signals and the at least one multi random source (MRS) processor (120) generates plurality of multiple output of sequence random number using asynchronous transmitters.
• the apparatus (100) having multi random source (MRS) processor (120) further comprises at least one multi random processor (MRP) (220) for collecting m-bit data from multi digital data sequence and processing m-bit data and asynchronous transmitter (230) for producing multiple random output.
• Multi random processor (MRP) (220) further comprises a plurality of serial to parallel modules (310) having 2" shift register to convert serial data sequence to parallel data sequence and a plurality of digital logical gates to process output of plurality of serial to parallel modules (310) to n- parallel random data sequence by XOR-ing with Linear Feedback Shift Registers (LFSR) (320).
• LFSR Linear Feedback Shift Registers
• asynchronous transmitter (230) in multi random source processor (MRS) receives plurality of inputs from multi random processor (MRP) (220) wherein the plurality of inputs includes TxD_data, TxD_start and Clock.
• Outputs of asynchronous transmitter (230) are busy signal and multi true random outputs TxD, wherein TxD is TxD_1 to TxD_n.
• Asynchronous transmitters (230) are multi Universal Asynchronous Receiver Transmitter UARTs.
• Another aspect of the present invention provides a method (600) for producing parallel random high speed bits via Quantum Random Number Generator (QRNG) utilizing multi random source (MRS) processor.
• the method comprising steps of generating analog signals from at least one optical system quantum random number generator (QRNG) (602), processing generated analog signals (604), generating multi random digital data sequence (606), collecting 2-bit data of digital data sequence and saving the said data into 4-bit register A , collecting 4-bit data of the said register A, transmitting the said 4-bit data to 8-bit register B using serial to parallel module (608), XOR-ing 8-bit data with serial to parallel module (610), asserting TxD_start signal (612), sending 8-bit data (TxD_data) to plurality of multi asynchronous transmitters (614), serializing m-bits data using m-to-n converters (616), determining whether a transmission has occurred (618), sending busy signal when transmission occurs (620), sending TxD_Data 1 signal which is input signal when transmission is not detected (622) and
• FIG. 1 illustrates parallel quantum random number generator (QRNG) having multi random source (MRS) processor.
• QRNG parallel quantum random number generator
• MRS multi random source
• FIG. 2 illustrates parallel quantum random number generator (QRNG) having multi random processor (MRP) in multi random source (MRS) processor.
• QRNG parallel quantum random number generator
• MRP multi random processor
• MRS multi random source
• FIG. 3 illustrates details of components in multi random processor (MOP) in multi random source (MRS) processor.
• FIG. 4 illustrates process of collecting 2-bit and 4-bit data by using serial-to-parallel module.
• FIG. 5 illustrates parallel asynchronous transmitter (multi UART) with single m-to-n converter.
• FIG. 6 is a flowchart illustrating a method for producing parallel random high speed bits via Quantum Random Number Generator (QRNG) utilizing multi random source (MRS) processor.
• QRNG Quantum Random Number Generator
• MRS multi random source
• the present invention provides a method and apparatus for producing parallel random high speed bits via Quantum Random Number Generator (QRNG) utilizing Multi Random Source (MRS) processor.
• QRNG Quantum Random Number Generator
• MRS Multi Random Source
• FIG.1 illustrates parallel quantum random number generator (QRNG) having multi random source (MRS) processor.
• QRNG quantum random number generator
• the quantum random number generator (QRNG) can be implemented via embedded system.
• the optical system further comprising optical component and digital data processor that generates analog signals.
• the digital data processor which comprises of analog and digital processes (110) will produce sequence of digital signal outputs.
• the multi random source (MRS) processor (120) generates plurality of multiple outputs of sequence random numbers.
• the multi random source processor (MRS) (120) will convert digital signal sequence (serial) to n-parallel of random digital signal sequence.
• the multi random source (MRS) processor (120) will generate n parallel output of random number sequence according to number of inputs. Therefore, number of produced parallel output depends on number of sources (input of multi random source (MRS) processor) used and can be reconfigured based on specific requirement.
• FIG. 2 illustrates parallel quantum random number generator (QRNG) having multi random processor (MRP) in multi random source (MRS) processor
• FIG. 3 illustrates details of components in multi random processor (MOP) in multi random source (MRS) processor
• the multi random source (MRS) processor comprises at least one multi random processor (MRP) (220) and asynchronous transmitters (230).
• Multi random processor (MRP) (220) further comprises a plurality of serial to parallel modules (310) having 2" shift register to convert serial data sequence to parallel data sequence and a plurality of digital logical gates to process output of plurality of serial to parallel modules (310) to n- parallel random data sequence.
• Multi random processor (MRP) (220) collects m-bit data from multi digital data sequence and thereafter processes the said m-bit data.
• Multi random processor (MRP) (220) collects m-bits un-random data i.e., 8-bit data from multi digital data sequence produced by optical system (110) using multi serial-to-paralle! module, i.e., a multi 2" shift register in multi random processor (MRP) (220).
• the parallel 8-bit un-random data which are output of plurality of serial to parallel module (310) will be processed as random digital sources by XOR-ing parallel 8-bit un-random data with Linear Feedback Shift Registers (LFSR) (320).
• LFSR Linear Feedback Shift Registers
• Multi random processor (MRP) (220) converts multi un-random serial data sequence to n-parallel random data sequence wherein multi random processor (MRP) (220) will take an 8-bit data from multi digital data sequence by using multi serial-to-parallel module (, i.e., a multi 2" shift register).
• multi serial-to-parallel module i.e., a multi 2" shift register
• FIG. 4 illustrates process of collecting 2-bit and 4-bit data by using serial-to-parallel module wherein 2-bit data (410) is collected and saved in 4-bit register A (420) and 4-bit data is collected and saved in 8-bit register B (440) by using multi serial-to-parallel module , such as multi 2" shift register (400).
• Multi 2" shift register (400) collects 2-bit data and saves the said data in first and second memory of register A, REG A (420).
• the 2-bit data is shifted to third and fourth memory of REG A for next incoming 2- bit data to occupy first and second memory of REG A.
• the process (430) will continue until the system is stopped.
• FIG. 5 illustrates parallel asynchronous transmitter (multi UART) with single m-to-n converter. As illustrated in FIG.
• asynchronous transmitter such as Universal Asynchronous Receiver Transmitter UARTs receives plurality of inputs from multi random processor (MRP) (220) wherein plurality of inputs of asynchronous transmitter (230) includes TxD_data, TxD_start, Clock (clock), and reset.
• MRP multi random processor
• the asynchronous transmitter also has two outputs including a busy and multi TxD (TxD_1 to TxD_n.) Since, n different sources are available, different pattern of multi outputs ( xD ⁇ to TxD n ) will be generated.
• FIG. 6 is a flowchart illustrating a method for producing parallel random high speed bits via Quantum Random Number Generator (QRNG) utilizing multi random source (MRS) processor.
• QRNG Quantum Random Number Generator
• MRP multi random processor
• MRS multi random source
• Multi random processor (MRP) (220) will convert digital data sequence to n-parallel digital data sequence (608). Specifically, multi random processor (MRP) (220) will collect 2-bit data and save the said 2-bit data into 4-bit register (REG A). The multi random processor (MRP) will transmit the said 4-bit data of REG A to 8-bit register (REG B) using serial to parallel module, such as, 2" shift register.
• MRP Multi random processor
• n-parallel digital data sequence which are 8-bit data outputs of serial to parallel modules are processed by XOR-ing with LFSR modules (610).
• TxD_start signal 612
• each multi asynchronous transmitter such as, multi Universal Asynchronous Receiver Transmitter (UART) will take 8-bit data (614), control data and signals, and serialize the said m-bit (i.e. 8-bit data) using processes of finite state machine and m-to-n converter (616). It is further determined if transmission has occurred (618). Busy signal is asserted and TxD start signal is ignored during transmission (620).
• UART generates start bit, data bits, and stop bits ("busy" signal) by using state machine which resides within multi random source (MRS) processor (120).
• MRS multi random source
• the state machine starts right when TxD_start is asserted, but TxD_Data1 only advances when "BaudTick” is asserted (622).
• the TxD_1 to Tx_Dn outputs are generated as a serial output through m-to-n converter in asynchronous transmitters (230) (624). Random bits are produced to be parallel to one another. Therefore, digital output is processed by multi random source (MRS) processor (120) that processes digital output sequences it in parallel process.
• the method and apparatus for producing parallel random high speed bits are applicable for one-time pad encryption in audio-video encryption.
• the present invention reproduce random bits in parallel by generating n parallel output of sequence random number which increase speed by n times in quantum random number generator (QRNG) utilizing Multi Random Source (MRS) processor.
• QRNG quantum random number generator
• MRS Multi Random Source

Landscapes

• Engineering & Computer Science (AREA)
• Theoretical Computer Science (AREA)
• Physics & Mathematics (AREA)
• General Physics & Mathematics (AREA)
• Mathematical Analysis (AREA)
• Pure & Applied Mathematics (AREA)
• Mathematical Optimization (AREA)
• General Engineering & Computer Science (AREA)
• Computational Mathematics (AREA)
• Electromagnetism (AREA)
• Computer Security & Cryptography (AREA)
• Computer Networks & Wireless Communication (AREA)
• Signal Processing (AREA)
• Optical Modulation, Optical Deflection, Nonlinear Optics, Optical Demodulation, Optical Logic Elements (AREA)
• Image Processing (AREA)

Applications Claiming Priority (2)

Publications (1)

Family

ID=46051150

Family Applications (1)

Country Status (2)

Cited By (4)

Citations (1)

• 2010
  • 2010-11-09 MY MYPI2010005250A patent/MY169774A/en unknown
• 2011
  • 2011-06-17 WO PCT/MY2011/000106 patent/WO2012064174A1/en active Application Filing

Patent Citations (1)

Non-Patent Citations (1)

Also Published As

Similar Documents

Legal Events