WO2011070316A2 - Electronic device - Google Patents
Electronic device Download PDFInfo
- Publication number
- WO2011070316A2 WO2011070316A2 PCT/GB2010/002235 GB2010002235W WO2011070316A2 WO 2011070316 A2 WO2011070316 A2 WO 2011070316A2 GB 2010002235 W GB2010002235 W GB 2010002235W WO 2011070316 A2 WO2011070316 A2 WO 2011070316A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- bank
- well
- insulating layer
- layer
- electronic device
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/122—Pixel-defining structures or layers, e.g. banks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/17—Passive-matrix OLED displays
- H10K59/173—Passive-matrix OLED displays comprising banks or shadow masks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/10—Deposition of organic active material
- H10K71/12—Deposition of organic active material using liquid deposition, e.g. spin coating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/821—Patterning of a layer by embossing, e.g. stamping to form trenches in an insulating layer
Definitions
- the present invention relates to methods of making electronic devices and the electronic devices themselves.
- the invention additionally relates to electronic devices obtainable by the methods of the invention.
- the devices and methods of the present invention are particularly advantageous, since electrical leakage from the cathode on top of the device stack to the hole injection layer is minimised or eliminated.
- the organic materials may be conductive, semi- conductive, and/or opto-electronically active, such that they can emit light when an electric current is passed through them or detect light by generating a current when light impinges upon them.
- Devices which utilize these materials are known as organic electronic devices.
- An example is an organic transistor device. If the organic material is a light-emissive material, the device is known as an organic light-emissive device (OLED).
- TFTs Thin film transistors
- organic thin film transistors organic thin film transistors
- OFTs may be manufactured by low cost, low temperature methods such as solution processing. In these devices, it is particularly important to contain the organic semiconductor (OSC) within the right areas and channels of the device. It is known to provide a bank which defines wells in order to contain the OSC.
- OSC organic semiconductor
- wetting of the bank layer may occur if the contact angle of the OSC solution on the bank is too low. It is also known to control the wettability of the bank by coating with a fluorine based plasma. Other methods include using material with inherently low wettability.
- a typical organic light emitting device such as one used in a display, may have two layers of organic semiconductor material - one may be a layer of light emitting material, such as a light-emitting polymer (LEP), and the other may be a layer of a hole transporting material, such as a polythiophene derivative or a polyaniline derivative.
- LEP light-emitting polymer
- a hole transporting material such as a polythiophene derivative or a polyaniline derivative.
- Such dual bank systems exist with 2 layers, or steps, but the lower/inner bank has typically not been included as a separate pinning/filling point for the first layer of organic semiconductor material.
- the lower/inner bank may act as a mask (to mask off edge emission effects), or as a means to improve fluid wetting around the edge of the filled area, but the whole area (up to the upper/outer bank edge) is filled (or intended to be filled) by all organic semiconductor layers, and they share the same pinning point.
- WO 2009/077738 discloses a double bank structure providing two different pinning points for different fluids deposited in the wells, one at the edge of the first layer around the well and one at an edge of the second layer stepped back from the well. This can ensure, for example, that on drying a second material deposited in the wells completely covers a first material, particularly around the edges of the wells.
- the present invention can mitigate the problems associated with the prior art, and can provide improved devices incorporating the double bank technology, as well as improved methods for manufacturing such devices.
- the method comprises
- this invention uses a dual bank consisting of an 'inner' bank (the first bank, or lower bank) whose edge is set inside an 'outer' bank (the second bank, or upper bank).
- a key point of the invention is that through the choice of materials and processing of the bank, treatment of the substrate, and the selective ink deposition process (such as, for example, nozzle printing, or any ink jet printing methods such as, but not limited to, drop on demand, continuous drop), it is arranged that the different fluids can be pinned to, and contained within, the two banks separately.
- the second insulating layer has lower wettability than the first insulating layer. This feature aids the device in providing two different pinning points for two different fluids deposited in the wells.
- the second insulating layer has a contact angle of 80° or greater, whilst the first insulating layer has a contact angle of 100° or greater.
- the invention further provides an electronic device obtainable by the method as defined above.
- an electronic device as specified in claim 16.
- the electronic device comprises: an electronic substrate comprising circuit elements; a double bank well-defining structure disposed over the electronic substrate, the double bank well-defining structure comprising a first layer of insulating material and a second layer of insulating material thereover, the second layer of insulating material having a lower wettability than the first layer of insulating material; a first layer of organic semiconductive material disposed within the first well; and a second layer of organic semiconductive material disposed over the first layer and within the second well; wherein the profile of the first well and second well are different and one and only one of the first and second wells has a straight profile.
- the electronic device can be an organic thin film transistor and the circuit elements of the electronic substrate comprise source and drain electrodes over which the double bank structure is disposed with a channel region defined between the source and drain electrodes.
- Figure 1 shows an exemplary schematic method of the present invention: the inner bank material is patterned after the curing stage of the outer bank in order to ensure that the indium tin oxide (ITO) anode remains unexposed;
- ITO indium tin oxide
- FIG. 2 shows a cross-section of a conventional single bank substrate when made into a device
- the cathode may either make direct contact with the hole injection layer (HIL) on the bank (top), have a very thin device stack on the bank (bottom), or a point contact at the pinning point. All of these lead to either an electrical leakage path, or a short circuit, between the electrodes;
- HIL hole injection layer
- Figures 3a and 3b show results for the devices of Figure 2.
- the JV curves ( Figure 3a) for the fully printed device show high leakage (high current when reverse driven (e.g. at -4V) and before turn-on (e.g. at 1V)).
- IL spun interlayer
- EL electroluminescent layer
- leakage is much lower as the HIL is fully covered by the spun films on top.
- the efficiency curves ( Figure 3b) reflect this with the fully printed case (continuous lines) showing much lower efficiency;
- Figures 4a and 4b show a comparison between a dual bank arrangement with a single pinning point (Figure 4a) and a dual bank arrangement with dual pinning points (Figure 4b);
- Figure 5 shows an enlarged schematic of a dual bank arrangement with dual pinning points
- Figure 6a and 6b show tunnelling AFM (TUNA) current traces for thin inner bank and thick inner bank devices, respectively;
- Figure 7 shows device results from OLED devices produced using dual bank substrates. Either a single pinning point (the outer bank) was used for all layers or the new method with different pinning points for HIL (inner bank) and interlayer/light emitting polymer (IL/LEP) (outer bank). The curves for a single pinning point devices show a high forward and reverse leakage current (dotted lines ) due to the single pinning point.
- TUNA tunnelling AFM
- An important aspect of making the dual bank, dual pinning point structure and method of the present invention more effective, is in producing suitable fluid contact angles (suitable surface energies) for the relevant fluids on the anode material (e.g. indium tin oxide - ITO), inner and outer banks.
- the hole injecting layer (HIL) must wet the substrate (e.g. ITO), but not the inner bank so as to be contained by the inner bank, but the IL must wet the inner bank but not the outer bank so as to fill out to, but be contained by, the outer bank.
- the material for the inner bank (the first insulating layer) is formed from an epoxy based negative tone photo-resist because it gives a high contact angle with the used HIL, but a low contact angle with the IL.
- Two outer bank (second insulating layer) systems have so far proved successful - a commercially available negative tone photo-resist with a fluorinated additive (post-mixed), and a fluorinated positive tone bank material, where a fluorinated species is added to the polymer during bank formulation (pre-mixed), as these both produce high contact angles with IL and LEP inks.
- the above patterning process has the following advantages.
- the ITO anode
- the curing stage can cause contamination of ITO and render it non-wetting to fluid and inner pixel patterned last approach can leave the ITO very clean.
- ITO wetting is an issue for ink jetting processes and the ability to keep the ITO hydrophilic typically requires rinse treatments or exposure to UV-Ozone in other bank systems. Treatments of ITO also impact the hydrophobic banks that surround them and leave them less hydrophobic and therefore less capable as an outer bank.
- the ITO is very wetting for a number of days. This is because the ITO exposure to oxygen-plasma renders it very wetting to typical HIL fluids and, as the outer bank is already fully processed, the potential fluorinated-species and hydro-carbon contaminates can be significantly reduced or eliminated.
- RIE reactive ion etching
- oxygen- plasma etching oxygen- plasma etching
- FIG. 6a shows tunnelling AFT current traces of devices having a thin (under 200 nm vertical thickness) inner bank. This trace shows no leakage path at the interface between the anode and the inner bank for the dual pinned case.
- Figure 6b shows tunnelling AFM current traces for thicker inner bank material (vertical thickness above 200 nm), highlighting a leakage path between the anode and the inner bank.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Electroluminescent Light Sources (AREA)
- Semiconductor Memories (AREA)
- Element Separation (AREA)
- Non-Volatile Memory (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/512,153 US9006715B2 (en) | 2009-12-11 | 2010-12-06 | Electronic device |
CN2010800559665A CN102652360A (en) | 2009-12-11 | 2010-12-06 | Electronic device |
EP10799118.4A EP2510546B1 (en) | 2009-12-11 | 2010-12-06 | Electronic device |
JP2012542613A JP2013513939A (en) | 2009-12-11 | 2010-12-06 | Electronic devices |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0921707A GB0921707D0 (en) | 2009-12-11 | 2009-12-11 | Electronic devices |
GB0921707.6 | 2009-12-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2011070316A2 true WO2011070316A2 (en) | 2011-06-16 |
WO2011070316A3 WO2011070316A3 (en) | 2011-10-27 |
Family
ID=41666964
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB2010/002235 WO2011070316A2 (en) | 2009-12-11 | 2010-12-06 | Electronic device |
Country Status (8)
Country | Link |
---|---|
US (1) | US9006715B2 (en) |
EP (1) | EP2510546B1 (en) |
JP (1) | JP2013513939A (en) |
KR (1) | KR20120091452A (en) |
CN (1) | CN102652360A (en) |
GB (1) | GB0921707D0 (en) |
TW (1) | TW201137974A (en) |
WO (1) | WO2011070316A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013127208A1 (en) * | 2012-02-29 | 2013-09-06 | 京东方科技集团股份有限公司 | Color filter and fabricating method thereof |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2014030354A1 (en) * | 2012-08-23 | 2014-02-27 | パナソニック株式会社 | Organic electronic device manufacturing method and organic el device manufacturing method |
KR101796812B1 (en) * | 2013-02-15 | 2017-11-10 | 엘지디스플레이 주식회사 | Flexible organic light emitting display device and method of manufacturing the same |
WO2015198603A1 (en) * | 2014-06-25 | 2015-12-30 | 株式会社Joled | Method for manufacturing organic el display panel |
KR102365911B1 (en) * | 2014-10-17 | 2022-02-22 | 삼성디스플레이 주식회사 | Organic light emitting display device and method for manufacturing the same |
CN105470408B (en) * | 2015-12-08 | 2017-05-31 | 深圳市华星光电技术有限公司 | Groove structure for printing-filming technique and preparation method thereof |
US20170171523A1 (en) * | 2015-12-10 | 2017-06-15 | Motorola Mobility Llc | Assisted Auto White Balance |
US20180332035A1 (en) * | 2017-05-15 | 2018-11-15 | Otis Elevator Company | Mobile device with continuous user authentication |
US10431743B2 (en) * | 2017-10-30 | 2019-10-01 | Wuhan China Star Optoelectronics Technology Co., Ltd. | Manufacturing method of an OLED anode and an OLED display device thereof |
CN108206244A (en) * | 2017-12-28 | 2018-06-26 | 信利(惠州)智能显示有限公司 | Organic light-emitting display device and preparation method thereof |
CN112420740A (en) * | 2020-11-05 | 2021-02-26 | 深圳市华星光电半导体显示技术有限公司 | Display panel and manufacturing method thereof |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009077738A1 (en) | 2007-12-19 | 2009-06-25 | Cambridge Display Technology Limited | Electronic devices and methods of making the same using solution processing techniques |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100530758C (en) * | 1998-03-17 | 2009-08-19 | 精工爱普生株式会社 | Thin film pattering substrate and surface treatment |
JP2002009299A (en) * | 2000-04-17 | 2002-01-11 | Mitsubishi Electric Corp | Manufacturing method of semiconductor device |
JP3915806B2 (en) * | 2003-11-11 | 2007-05-16 | セイコーエプソン株式会社 | Electro-optical device and electronic apparatus |
CN101048857B (en) * | 2004-10-27 | 2010-10-13 | 国际商业机器公司 | Recovery of hydrophobicity of low-K and ultra low-K organosilicate films used as inter metal dielectrics |
KR101209046B1 (en) * | 2005-07-27 | 2012-12-06 | 삼성디스플레이 주식회사 | Thin film transistor substrate and method of making thin film transistor substrate |
JP4333728B2 (en) | 2006-09-14 | 2009-09-16 | セイコーエプソン株式会社 | Electro-optical device manufacturing method and electronic apparatus |
JP5103944B2 (en) * | 2007-03-02 | 2012-12-19 | セイコーエプソン株式会社 | Organic electroluminescence device with input function and electronic device |
JP2008235033A (en) * | 2007-03-20 | 2008-10-02 | Toshiba Matsushita Display Technology Co Ltd | Display device and manufacturing method of display device |
EP2077698B1 (en) * | 2007-05-31 | 2011-09-07 | Panasonic Corporation | Organic el device and method for manufacturing the same |
US8154032B2 (en) * | 2007-07-23 | 2012-04-10 | Seiko Epson Corporation | Electrooptical device, electronic apparatus, and method for producing electrooptical device |
JP4959482B2 (en) * | 2007-09-10 | 2012-06-20 | 旭化成イーマテリアルズ株式会社 | Manufacturing method for banks, etc. |
EP2221899B1 (en) * | 2007-12-10 | 2013-05-22 | Panasonic Corporation | Organic el device, el display panel, method for manufacturing the organic el device and method for manufacturing the el display panel |
-
2009
- 2009-12-11 GB GB0921707A patent/GB0921707D0/en not_active Ceased
-
2010
- 2010-12-06 WO PCT/GB2010/002235 patent/WO2011070316A2/en active Application Filing
- 2010-12-06 EP EP10799118.4A patent/EP2510546B1/en not_active Not-in-force
- 2010-12-06 KR KR20127018023A patent/KR20120091452A/en not_active Application Discontinuation
- 2010-12-06 JP JP2012542613A patent/JP2013513939A/en active Pending
- 2010-12-06 CN CN2010800559665A patent/CN102652360A/en active Pending
- 2010-12-06 US US13/512,153 patent/US9006715B2/en active Active
- 2010-12-10 TW TW99143325A patent/TW201137974A/en unknown
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009077738A1 (en) | 2007-12-19 | 2009-06-25 | Cambridge Display Technology Limited | Electronic devices and methods of making the same using solution processing techniques |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013127208A1 (en) * | 2012-02-29 | 2013-09-06 | 京东方科技集团股份有限公司 | Color filter and fabricating method thereof |
Also Published As
Publication number | Publication date |
---|---|
KR20120091452A (en) | 2012-08-17 |
US9006715B2 (en) | 2015-04-14 |
CN102652360A (en) | 2012-08-29 |
US20130001594A1 (en) | 2013-01-03 |
WO2011070316A3 (en) | 2011-10-27 |
JP2013513939A (en) | 2013-04-22 |
EP2510546A2 (en) | 2012-10-17 |
TW201137974A (en) | 2011-11-01 |
EP2510546B1 (en) | 2019-02-27 |
GB0921707D0 (en) | 2010-01-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2510546B1 (en) | Electronic device | |
KR100919353B1 (en) | Organic Electroluminescence Device and Manufacturing Method Thereof | |
JP4460643B2 (en) | Organic EL display panel and manufacturing method thereof | |
JP4692415B2 (en) | Method for manufacturing electroluminescence element | |
KR100491146B1 (en) | AMOLED and method for fabricating the same | |
JP5595927B2 (en) | Organic thin film transistor, active matrix organic optical device, and manufacturing method thereof | |
US9054345B2 (en) | Pixel defining layer, preparation method thereof, organic light-emitting diode substrate and display | |
DE112009000595T5 (en) | Electronic components and methods of making the same using solution technology based methods | |
JP4497185B2 (en) | Manufacturing method of display device | |
JP4745062B2 (en) | Flat panel display device and manufacturing method thereof | |
JP6483961B2 (en) | Inkjet device | |
JP2011107476A (en) | Method for manufacturing electronic device | |
KR20100106404A (en) | Organic thin film transistors, active matrix organic optical devices and methods of making the same | |
KR20150020140A (en) | Hydrophobic bank | |
KR20090128511A (en) | Organic thin film transistor substrate, its manufacturing method, image display panel, and its manufacturing method | |
JP2006114480A (en) | Organic electroluminescence display device and its manufacturing method | |
JP2009070708A (en) | Display device and method of manufacturing the same | |
CN109564984B (en) | Electronic device with bank structure | |
JP2010287634A (en) | Transistor substrate having transistor, and method of manufacturing transistor substrate having transistor | |
JP4366721B2 (en) | Display device and manufacturing method thereof | |
JP4930303B2 (en) | Manufacturing method of display device | |
JP4697422B2 (en) | Manufacturing method of display device | |
KR100612130B1 (en) | Organic electroluminescent device and method of manufacturing the same | |
KR101649608B1 (en) | Method of fabricating an organic electro luminescent device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080055966.5 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10799118 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2012542613 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2010799118 Country of ref document: EP |
|
ENP | Entry into the national phase |
Ref document number: 20127018023 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13512153 Country of ref document: US |