Classifications

• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
  • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
  • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
  • G11C11/165—Auxiliary circuits
  • G11C11/1659—Cell access
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
  • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
  • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C16/00—Erasable programmable read-only memories
  • G11C16/02—Erasable programmable read-only memories electrically programmable
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
  • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
  • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
  • G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
  • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
  • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
  • G11C11/165—Auxiliary circuits
  • G11C11/1675—Writing or programming circuits or methods
• • G—PHYSICS
  • G11—INFORMATION STORAGE
  • G11C—STATIC STORES
  • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Definitions

• Data storage devices generally operate to store and retrieve data in a fast and efficient manner.
• Some storage devices utilize a semiconductor array of solid-state memory cells to store individual bits of data.
• Such memory cells can be volatile or non- volatile.
• Volatile memory cells generally retain data stored in memory only so long as operational power continues to be supplied to the device, while non-volatile memory cells generally retain data storage in memory even in the absence of the application of operational power. In these and other types of data storage devices, it is often desirable to increase efficiency of memory cell operation, particularly with regard to the writing of data to the memory cells.
• Various embodiments of the present invention are generally directed to a method and apparatus for using thermal preconditioning to write data to a non-volatile memory cell, such as a spin-torque transfer random access memory (STRAM) memory cell.
• STRAM spin-torque transfer random access memory
• the method generally comprises writing a logical state to an unconditioned non-volatile first memory cell associated with a first block address.
• Thermal preconditioning is concurrently applied to a non-volatile second memory cell associated with a second block address selected in response to the first block address.
• the apparatus generally comprises a control circuit, an unconditioned non-volatile first memory cell associated with a first block address and an unconditioned second non-volatile memory cell associated with a second block address.
• the control circuit is configured to write a logical state to the first memory cell while concurrently applying thermal preconditioning to the second memory cell, wherein the second memory cell is selected for said thermal preconditioning in response to the first block address.
• FIG. 1 is a generalized functional representation of an exemplary data storage device constructed and operated in accordance with various embodiments of the present invention.
• FIG. 2 shows an exemplary construction of a magnetic tunneling junction (MTJ) of a spin-torque transfer random access memory (STRAM) memory cell.
• MTJ magnetic tunneling junction
• STRAM spin-torque transfer random access memory
• FIG. 3 sets forth a schematic representation of portions of the array of FIG. 1 using STRAM memory cells as configured in FIG. 2.
• FIG. 4 shows another schematic representation of portions of the array of FIG. 1 with thermal preconditioning diodes.
• FIG. 5 is a schematic diagram of a timing circuit in accordance with various embodiments of the present invention.
• FIG. 6 sets forth a flow chart for a PREDICTIVE THERMAL PRECONDITIONING routine.
• FIG. 7 is a timing diagram for selectively preconditioning memory cells during a data write operation in accordance with some embodiments.
• FIG. 8 is a timing diagram for selectively preconditioning memory cells during a data write operation in accordance with further embodiments.
• FIG. 9 is a block diagram representation of a cache memory structure of the device of FIG. 1 configured as a content addressable memory (CAM).
• FIG. 10 shows a timing diagram for selectively preconditioning memory cells of the CAM of FIG. 9 in accordance with some embodiments.
• FIG. 1 1 shows a timing diagram for selectively preconditioning memory cells of the CAM of FIG. 9 in accordance with some embodiments.
• FIG. 1 provides a functional block representation of a data storage device 100 to illustrate an exemplary environment in which various embodiments of the present invention can be advantageously practiced.
• the device 100 includes a top level controller 102, an interface (I/F) circuit 104 and a non-volatile data storage array 106.
• the I/F circuit 104 operates under the direction of the controller 102 to transfer user data between the array 106 and a host device (not shown).
• the device is characterized as a solid-state drive (SSD)
• the controller 102 is a programmable microcontroller
• the array 106 comprises an array of nonvolatile memory cells (unit cells).
• FIG. 2 An exemplary memory cell construction for the array 106 is shown in FIG. 2.
• the memory cell in FIG. 2 has a spin-torque transfer random access memory (STRAM) configuration with a magnetic tunneling junction (MTJ) 1 10, although other cell configurations can be used.
• the MTJ 1 10 includes a fixed reference layer 1 12 and a programmable free layer 1 14 (recording layer) separated by an intervening tunneling (barrier) layer 1 16.
• the reference layer 1 14 has a fixed magnetic orientation in a selected direction, as indicated by the associated arrow shown in FIG. 2. This fixed magnetic orientation can be established in a number of ways, such as via pinning to a separate magnet (not shown).
• the free layer 1 14 has a selectively programmable magnetic orientation that can be parallel (solid arrow) or anti-parallel (dotted arrow) with the selected direction of the reference layer 1 14.
• a low resistance state for the MTJ 1 10 is achieved when the magnetization of the free layer 1 14 is oriented to be substantially in the same direction (parallel) as the magnetization of the reference layer 1 12.
• a write current passes through the MTJ 1 10 so that the magnetization direction of the reference layer 112 sets the magnetic orientation of the free layer 1 14. Since electrons flow in the direction opposite to the direction of current, the write current direction passes from the free layer 1 14 to the reference layer 112, and the electrons travel from the reference layer 1 12 to the free layer 1 14.
• a high resistance state for the MTJ 1 10 is established in the anti-parallel orientation in which the magnetization direction of the free layer 1 14 is substantially opposite that of the reference layer 1 12.
• a write current passes through the MTJ 1 10 from the reference layer 1 12 to the free layer 1 14 so that spin-polarized electrons flow into the free layer 114 in the opposite direction.
• a different logical state is assigned to each of the programmable resistances of the MTJ.
• the low resistance, parallel state is used to represent a logical
• the high resistance, anti-parallel state is used to represent a logical 1 .
• Additional programmed states can be used when the MTJ is configured to store multiple bits. For example, programmed resistances R1 ⁇ R2 ⁇ R3 ⁇ R4 can be used to respectively store multi-bit values "00,” "01 ,” “10” and "11."
• FIG. 3 shows a portion of the array 106 of FIG. 1 with non-volatile memory cells 120.
• Each memory cell 120 includes an MTJ 1 10 as set forth in FIG. 2 coupled to a switching device 122, characterized as a metal oxide semiconductor field effect transistor (MOSFET).
• MOSFET metal oxide semiconductor field effect transistor
• Programming (write) currents are respectively generated by write current drivers 126, 128.
• the write currents are passed between a bit line BL 130 and a source line SL 132 to program the selected MTJ 1 10 to the desired programmed state.
• the associated WL 124 is asserted and a read current is passed by a read current driver (not separately shown) to establish a voltage drop across the cell 1 10.
• This voltage drop is sensed by a sense amplifier 134 and compared to an input reference voltage V RHF -
• the output state of the sense amplifier 134 (e.g., high, low) will indicate the programmed state of the MTJ 120 of the selected cell 110.
• the switching current for an STRAM MTJ such as 120 can be expressed as:
• J is the switching current density
• J c is the critical switching current density at 0 degrees K
• E is the energy barrier for magnetic switching
• ⁇ is the switching time
• To is the attempt time for thermal switching
• T is the temperature in degrees K. While a reduction in switching current can be accommodated by increasing the duration of the driving pulse width ⁇ , this can reduce overall data throughput rates.
• thermal preconditioning Another way to reduce switching current requirements is to increase the temperature T of the MTJ through thermal preconditioning, or localized heating of the MTJ prior to the switching event.
• the widescale application of thermal preconditioning to large numbers of cells, however, can increase overall power requirements and may result in the heating of many cells that are not actually written.
• various embodiments of the present invention are generally directed to providing probabilistic (predictive) thermal preconditioning of memory cells in a non-volatile array.
• an address of a first memory cell subjected to a write operation is used to predict a next address of a second memory cell that may be subjected to a write operation in the near future.
• Thermal preconditioning is applied to the second memory cell concurrently with the writing of the state to the first memory cell. In this way, should the second memory cell be subsequently subjected to a write operation, the write operation upon the second memory cell will be thermally assisted, that is, take place while the second memory cell is at an elevated temperature, thereby reducing the magnitude of switching current required to switch the programmed state.
• the address of the second memory cell can be used to predict a write operation to a third memory cell which is thermally preconditioned, and so on.
• the use of thermal preconditioning in this manner can reduce both current requirements and write current pulse widths, leading to data throughput rate enhancements and decreased power consumption.
• the predictive thermal preconditioning can be based on addresses of memory cells for which write data have been received.
• a write command for the cells of a selected logical data block with an address N can result in the application of preconditioning for the cells in a data block N+l, based on a speculative prediction that a sequential write operation is underway in which blocks N, N+l , N+2... may be successively written in the near future.
• the logical data blocks N, N+l , N+2... can be any suitable grouping of memory cells, such as an addressable sector of data (e.g., 512 bytes of user data) associated with a host level logical block address (LBA).
• the data blocks can constitute a row of memory cells in an array, such as 1024 bytes of data in a 32KB memory unit (32 rows by 8192 columns, etc.), or portions of the same row of memory cells.
• the data blocks can also be defined as individual cells.
• the preconditioned cells can be located at any selected location within one or more arrays, and may not necessarily be adjacent to the initial set of written cells that did not receive preconditioning (i.e., "unconditioned” or "non-preconditioned” cells).
• the set of memory cells being probabilistically preconditioned can comprise memory cells having successive logical addresses, logical addresses of dissimilar word lines, or a number of logical addresses that are less than the number of cells connected by a single word line.
• the thermal preconditioning can be applied in a number of ways, such as by the application of a relatively small driving current to the second (and subsequent) memory cells. For example, a write operation to a first MTJ
• 1 10 in FIG. 3 can trigger the application of a relatively small current to a second MTJ 110, such as by a partial assertion of the associated WL.
• the thermal preconditioning can utilize a variety of components configured to raise the temperature of an MTJ 1 10 upon selection.
• FIG. 4 shows a configuration for portions of the memory array 106 of FIG. 1 in accordance with further embodiments.
• the circuitry of FIG. 4 is generally similar to that set forth in FIG. 3, and like reference numerals are used for similar components.
• thermal assist mechanisms such as diodes 136 are coupled to the respective MTJs 1 10 to facilitate the application of heating current thereto prior to a write operation.
• the diodes 136 can take any number of suitable forms, such as but not limited to Zener, Schottky, and Esaki diodes.
• a suitable source not shown
• low level currents are supplied by a suitable source (not shown) through the diodes to the cells 120, providing localized heating of the MTJs 1 10.
• thermal preconditioning algorithm TPA 138 that maintains a look ahead preconditioning sequence each time a write command and associated write data are received from the host.
• the controller 102 can identify to the array 106 some selected number of additional successive blocks to which thermal preconditioning should be subjected, and this will continue until no further write commands are received from the host. The controller 102 can further signal the array 106 that the writing operation is finished, thereby terminating any ongoing preconditioning operations.
• a counter can be added for each memory block (or multiple adjacent memory blocks) for timing control, such as indicated by a counter circuit 140 in FIG. 1.
• a counter circuit 140 in FIG. 1.
• Continued receipt of write commands can reinitiate the timer, or initiate counts using new timers.
• a number of counted clock cycles reaches a predetermined elapsed time threshold, the applied thermal assistance can be removed.
• Another timing control mechanism can be implemented via a timing circuit 142 in the array 106 of FIG. 1. As shown in FIG. 5, in some embodiments the timing circuit
• the timing circuit 142 in FIG. 5 includes a decay circuit 144 and a level converter 146.
• An inverter 148 is coupled between the respective decay circuit 144 and level converter 146.
• the decay circuit 144 includes transistors 150, 152 and a capacitor 154.
• the capacitor 154 stores a voltage V CAP in relation to a rail voltage (in this case, 1.5V) and a word line WL 156.
• a discharge line 158 facilitates RC discharge of the VC AP voltage to ground 160 via a V DI SC ⁇ R G E input.
• the level converter 146 includes transistors 162, 164, 166 and 168 and inverter
• FIG. 6 sets forth a PREDICTIVE THERMAL PRECONDITIONING routine 180 generally illustrative of steps carried out in accordance with various embodiments.
• a write command is received by a device such as 100 in FIG. 1 to write data to an array such as 106 at a selected block at a selected block address.
• the device proceeds to execute the write command at step 184, and concurrently uses the selected block address to identify a subsequent block address (or addresses) to which a write operation may be received in the near future, step 186.
• the device proceeds to concurrently apply thermal preconditioning to the subsequent block address (or addresses) at step 188 during the writing to the selected block at step 184.
• Step 188 determines whether an additional write command has been received by the host. This command may be for the subsequent block address, or for some other block address. If so, the routine may pass to step 190 where the additional write command is treated as a "selected block” at a "selected block address,” and the flow returns as shown. The routine will continue in this fashion until no additional write commands are received, at which point further preconditioning is terminated, step 192.
• FIG. 7 provides a timing sequence corresponding to the routine 180 of FIG. 6 for predictive preconditioning in an array in accordance with some embodiments.
• thermal preconditioning is concurrently applied to successive memory blocks N+l and N+2.
• a subsequent write operation to block N+l results in continued preconditioning of block N+2 plus concurrent preconditioning of a subsequent block N+3, and so on. This processing can continue, or time out as required.
• FIG. 8 shows an alternative timing sequence.
• a write operation to a first memory block N results in the application of predictive thermal preconditioning to a selected range of blocks N+l, N+2 and N+3.
• the thermal conditioning remains applied to each of these blocks until write operations are carried out thereto or a timeout condition is declared.
• Receipt of a new write command to a different block X in FIG. 8 similarly results in the application of continuous thermal preconditioning to blocks X+l , X+2 and X+3 until data are written thereto or a timeout condition is declared.
• File allocation tables (FATs) or other data structures maintained by the device 100 may provide logical association information for blocks with otherwise non-local addresses.
• a given data structure may provide a higher level association of a grouping of blocks such as blocks N, N+2, N+6, N+l 7, etc.
• a write operation to a selected block within the group, say N+2 may lead to a preconditioning decision for other blocks at other addresses as identified by such data structures (e.g., blocks N, N+6, N+17).
• One such cache may be a data buffer in the I/F 104 that temporarily stores input user data pending encoding and storage to the array 106, and which stores readback data retrieved from the array pending transfer to the host.
• Localized caches may also be provided at the controller level, such as Ll , L2 and/or L3 caches to store data and/or control information such as programming instructions or status data.
• FIG. 9 provides a functional representation of an associative memory 200 (cache) having a content addressable memory (CAM) configuration.
• CAM based associative memories have found widespread use in a number of applications such as computer system cache, network routers, and various embedded applications.
• the cache 200 is arranged to have a number of cache lines (rows) each with an index field 202 and a word data field 204.
• the index field 202 stores tag data which serves as an identifier for the associated word data in field 204.
• the tag data can take any number of desired forms, and can be expressed as a multi-bit value associated with some other address of the word data (such as a block address in another location in memory, such as the array 106).
• the cache 200 is generally accessed during a data retrieval operation by proving input search data which is quickly compared to the tag data in the respective index fields 202. When a match is found, the corresponding word data from the associated word data field 204 is output. Depending on the size and arrangement of the cache 200, the search can be executed over a single clock cycle, making the CAM structure faster than many other hardware or software based search systems.
• Data in a cache such as 200 are often provided with temporal locality with respect to locations in the cache in which the data are stored. This is because data may be sequentially ordered within the cache in relation to the sequence in which the data were provided thereto. Moreover, multiple rows of data may be cached at the same time as groups of data are moved to the cache depending on loading requirements. Thus, a write operation to a particular cache line may be followed in the near future by subsequent write operations to cache lines that precede and/or come after the written cache line. Preconditioning can be applied to caches such as 200 in accordance with the timing diagram of FIG. 10. In FIG. 10, a write command is executed to write new data to a selected word data line 204. These data have an associated block address which will be referred to herein as address N.
• the address N may be a localized cache address (e.g., a row indicator via index fields 202) or may be a global block address, such as an LBA at the host level, a row-block address at the array level, etc.
• the writing of data to block N in the cache 200 results in a concurrent predictive thermal preconditioning operation upon blocks that both precede and follow the address of block N, that is, blocks N-2, N-I, N+l and N+2.
• Other ranges can be used, including asymmetric ranges (e.g., blocks N- 3 to N+4, etc.). It will be appreciated that the writing of data to the cache 200 may result in the overwriting of existing data, as in the case of the array 106.
• a subsequent writing of data for block N-2 initiates the concurrent preconditioning of block N-3, and a subsequent writing of data for block N+2 initiates preconditioning of block N+3.
• the first block written (block N) is unconditioned and is therefore slower and/or requires higher write current, but the preconditioning allows greater efficiencies in the subsequent writing of the preconditioned blocks.
• a suitable timing mechanism is employed to halt further preconditioning efforts once the write operations cease, such as the various mechanisms
• FIG. 1 1 provides an alternative timing sequence for writing data to a cache such as 200.
• the initial writing to an unconditioned block N results in the preconditioning of a larger range of blocks N-3 to N+3. Subsequent writes to these other blocks, however, do not trigger further preconditioning efforts. As before, the preconditioning continues until actively terminated.
• the various embodiments illustrated herein provide advantages in both memory cell efficiency and accuracy due to the writing of data to memory cells that have been preconditioned. Substantial power and time savings can be experienced by the intelligent selection of only those cells that should be preconditioned based on a prediction of future write operations.
• the use of a timing mechanism further provides power and time savings by providing a way to terminate further preconditioning responsive to changing data load conditions.
• the various embodiments discussed herein have numerous potential applications and are not limited to a certain field of electronic media or type of data storage devices.

Landscapes

• Engineering & Computer Science (AREA)
• Computer Hardware Design (AREA)
• Mram Or Spin Memory Techniques (AREA)
• Static Random-Access Memory (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (1)

Family

ID=42355381

Family Applications (1)

Country Status (6)

Families Citing this family (18)

Citations (3)

Family Cites Families (24)

• 2009
  • 2009-03-30 US US12/414,452 patent/US7916528B2/en not_active Expired - Fee Related
• 2010
  • 2010-03-25 KR KR1020117025971A patent/KR101433735B1/ko not_active Expired - Fee Related
  • 2010-03-25 CN CN201080021203.9A patent/CN102422358B/zh not_active Expired - Fee Related
  • 2010-03-25 JP JP2012503520A patent/JP5358734B2/ja not_active Expired - Fee Related
  • 2010-03-25 EP EP10726684.3A patent/EP2415051B1/en not_active Not-in-force
  • 2010-03-25 WO PCT/US2010/028628 patent/WO2010117654A1/en not_active Ceased
• 2011
  • 2011-01-28 US US13/016,390 patent/US8154914B2/en active Active
• 2012
  • 2012-02-20 US US13/400,515 patent/US8553454B2/en not_active Expired - Fee Related

Patent Citations (3)

Also Published As

Similar Documents

Legal Events