WO2009134081A9 - 극미세 결정립 폴리 실리콘 박막 증착 방법 - Google Patents
극미세 결정립 폴리 실리콘 박막 증착 방법 Download PDFInfo
- Publication number
- WO2009134081A9 WO2009134081A9 PCT/KR2009/002267 KR2009002267W WO2009134081A9 WO 2009134081 A9 WO2009134081 A9 WO 2009134081A9 KR 2009002267 W KR2009002267 W KR 2009002267W WO 2009134081 A9 WO2009134081 A9 WO 2009134081A9
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- thin film
- polysilicon thin
- gas
- nitrogen
- silicon
- Prior art date
Links
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
- C23C16/24—Deposition of silicon only
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
- C23C16/45563—Gas nozzles
- C23C16/45565—Shower nozzles
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/458—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
- C23C16/4582—Rigid and flat substrates, e.g. plates or discs
- C23C16/4583—Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally
- C23C16/4586—Elements in the interior of the support, e.g. electrodes, heating or cooling devices
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/52—Controlling or regulating the coating process
Definitions
- the present invention relates to a method of depositing a thin film, and more particularly, to a method of depositing a thin film by chemical vapor deposition (CVD).
- CVD chemical vapor deposition
- a semiconductor manufacturing process includes a deposition process for depositing a thin film on a wafer surface, and various forms including a silicon oxide film, a polycrystalline silicon film, and a silicon nitride film on the wafer surface. A thin film of is deposited.
- CVD chemical vapor deposition
- a method of depositing a polycrystalline silicon film on the wafer surface during the deposition process is as follows.
- a source gas is supplied into the chamber to deposit a thin film on the wafer.
- the source gas supplied into the chamber includes silane (SiH 4 ), and a thin film is deposited on the wafer by the source gas supplied into the chamber.
- a polycrystalline silicon film is deposited on the wafer through thermal decomposition of silane (SiH 4 ).
- an amorphous silicon thin film in which crystalline is not formed using silane (SiH 4 ) or disilane (Si 2 H 6 ) at a constant process temperature (typically 550 ° C. or less) is used.
- a constant process temperature typically 550 ° C. or less
- the result shown in Figure 1 is obtained as a result. 1 is a photograph taken with a transmission electron microscope (TEM) of a polycrystalline silicon film according to a conventional deposition method.
- TEM transmission electron microscope
- the grain size of the crystallized crystal grains (black portions in FIG. 1) of the thin film is very irregular, and the size of several tens of micrometers to several hundreds of nm is large. Crystal grains are formed. Therefore, when the transistor is formed using this process, one or two grain boundaries are formed in a region where grains are large due to the movement speed of electrons in the transistor, whereas very large grains are formed. In small areas, many grain boundaries are formed. The region where the grains are formed with many grain interfaces is very small, and the lower tunneling film (Tunnel oxide) in the region where the grains meet the grains is formed as an oxide valley. At the bottom of the larger form of oxide valleys are formed.
- Teunnel oxide tunneling film
- An object of the present invention is to provide a method for depositing an ultrafine grain polysilicon thin film which can improve the uniformity of electrical properties and prevent the properties from being degraded.
- the ultra-fine polysilicon thin film deposition method supplies a source gas into a chamber loaded with a substrate to deposit a polysilicon thin film on the substrate, the source gas is silicon-based (silicon-based) gas, Nitrogen-based gas and Phosphorous-based gas.
- the mixing ratio of the nitrogen-based gas to the silicon-based gas of the source gas may be 0.03 or less (excluding 0).
- Nitrogen in the thin film may be 11.3 atomic% or less (except zero).
- the deposition temperature is 650 °C to 750 °C
- the deposition pressure may be 5torr to 100torr.
- the mixing ratio of the nitrogen-based gas to the silicon-based gas of the source gas may be 0.10 or less (excluding 0).
- the deposition temperature is 580 °C to 650 °C
- the deposition pressure may be 100torr to 300torr.
- the method may further comprise a heat treatment process for the thin film.
- the silicon-based gas may be any one of SiH 4 (silane), Si 2 H 6 (disilane), DCS (Dichlorosilane), TCS (Trichlorosilane), and HCD (Hexachlorodisilane).
- the nitrogen-based gas may be ammonia (NH 3 ).
- the phosphorus-based gas may be PH 3 .
- the method can be deposited as an n + or p + based doped poly silicon thin film in the thin film deposition.
- n + doped polysilicon thin film When depositing the n + doped polysilicon thin film, a polysilicon film having ultrafine grains may be deposited by injecting n + dopant-based impurities, such as PH 3 or As, into the in-situ.
- n + dopant-based impurities such as PH 3 or As
- a polysilicon film having ultrafine grains may be deposited by injecting p + dopant-based impurities, such as boron, into in-situ.
- a source gas including a silicon-based gas, a nitrogen-based gas, and a phosphorus-based gas is supplied into a chamber loaded with the substrate.
- the present invention uses a SiH 4 (Silane) gas as a silicon source gas, and as a process method for controlling grains, nitrogen (Oxygen) is contained, such as NH 3 , when the thin film is deposited within a certain range of process temperature and process pressure.
- the gas is mixed with silane (SiH 4 ) and injected at a constant ratio to form ultrafine grain polycrystalline polysilicon thin film, which is uniform when used as a floating gate electrode of a flash memory in a semiconductor device.
- Crystal grains can be formed to ensure durability and reliable device characteristics of the device, and excellent characteristics when used in dynamic random access memory (DRAM) devices, static random access memory (SRAM) and logic (LOGIC) devices Since device characteristics can be secured, there is an effect of improving device yield and device characteristics when manufacturing a semiconductor device using the same.
- DRAM dynamic random access memory
- SRAM static random access memory
- LOGIC logic
- FIG. 1 is a photograph showing a polycrystalline silicon film having a large grain size according to a conventional deposition method.
- FIG. 2 is a conceptual diagram of a thin film deposition apparatus to which the present invention is applied.
- FIG 3 is a graph showing the characteristics of the silicon thin film formed by the ultra-fine polysilicon thin film deposition method of the present invention, the refractive index according to the ratio of the nitrogen source gas (Nitrogen Source Gas) and the silicon source gas (Si Source Gas) The graph shown.
- FIG. 4 is a TEM photograph showing the crystal structure of a thin film deposited by the present invention ultrafine grain polysilicon thin film deposition method.
- 5 and 6 show the tendency of the concentration of nitrogen in terms of atomic percent and the grain size of tendency according to the gas mixing ratio of nitrogen and silicon source. Tables and graphs.
- FIG. 7 and 8 are graphs showing refractive indices according to a ratio of a nitrogen source gas and a silicon source gas.
- a source gas including a silicon-based gas and a nitrogen-based gas is supplied into a chamber loaded with a substrate to deposit a thin film to deposit a microcrystalline polysilicon thin film. It would be.
- chemical vapor deposition is a process of forming a thin film on a semiconductor substrate by supplying a gaseous source gas to induce a chemical reaction with the substrate.
- the present invention to perform this chemical vapor deposition in a single chamber will be described with reference to FIG. 2 is a view showing a deposition apparatus to which the present invention is applied.
- an introduction part 12 for introducing a source gas into the chamber 11 of the deposition apparatus 10 is formed.
- the gas introduced by the inlet 12 is injected into the chamber 11 through the shower head 13.
- the wafer 15 to be deposited is placed on the heater 14, which is supported by the heater support 16. After the deposition is performed by this apparatus, it is discharged by the vacuum port 17.
- the substrate is transferred into the reaction chamber 11.
- a silane (SiH 4 ) gas and an inert N 2 are introduced into the chamber 11 as a carrier gas on the substrate by a chemical vapor deposition method using a single wafer method.
- the surface of the silicon substrate is deposited on the silicon substrate by surface movement.
- the NH 3 gas is injected into the reaction chamber 11 at the same time as the SiH 4 gas, the silicon atoms of the thermally decomposed reaction gas are NH 3. Grain growth does not proceed due to nitrogen atoms decomposed from the substrate, and thus deposition is possible in polysilicon in an amorphous state even at a high temperature (high temperature of 650 ° C. or more).
- the mixing ratio of the NH 3 / SiH 4 gas is maintained at a predetermined level or more, since it may be deposited with silicon nitride, the mixing ratio of the two reaction gases is the most important factor in the present invention.
- a subsequent heat treatment process is performed at a temperature higher than a predetermined temperature using a furnace or a single wafer reaction chamber.
- n + doped series such as PH 3 and p + doped series such as Boron are implanted together to deposit an undoped or doped thin film.
- the deposition temperature is 650 °C to 750 °C
- the deposition pressure is 5torr to 100torr state
- the graph shows the refractive index according to the ratio of the nitrogen source gas (Sitrogen Source Gas) and the silicon source gas (Si Source Gas).
- FIG. 3 is a graph showing the refractive index according to the mixing ratio of NH 3 and SiH 4.
- the horizontal axis is a mixing ratio of N 2 O and SiH 4
- the vertical axis shows crystal characteristics of the deposited thin film.
- Refractive Index (RI) values are shown. Therefore, as the ratio of NH 3 mixed in SiH 4 increases, the refractive index tends to decrease, and when the value is maintained in the range of 3.8 to 4.5, deposition is formed of an amorphous or polycrystalline silicon thin film. It is deposited as a thin film having properties close to that of Si rich SiO 2 thin film instead of silicon.
- the mixing ratio of NH 3 to SiH 4 is 3% (or 0.03) or less, and deposition is performed in the amorphous or polycrystalline silicon thin film within this range.
- FIG. 4 is a TEM photograph showing the crystal structure of a thin film deposited by the present invention ultrafine grain polysilicon thin film deposition method.
- the portion shown in black in FIG. 4 represents grains, and the grains shown in FIG. 4 are finer than the grains shown in FIG. 1.
- 5 and 6 show the tendency of the concentration of nitrogen in terms of atomic percent and the grain size of the nitrogen according to the gas mixing ratio of nitrogen and silicon source. Tables and graphs.
- nitrogen in the thin film is 11.3atomic%. It can be seen that the nitrogen is preferably about 11.3 atomic% or less. When the oxygen in the thin film is 11.3 atomic%, the grain size is about 33 angstroms.
- FIG. 7 and 8 illustrate the refractive index according to the ratio of the nitrogen source gas and the silicon source gas in a state where the deposition temperature is 620 ° C. and the deposition pressure is 100 tortor to 300torr. It is a graph showing.
- the deposition is formed of an amorphous or polycrystalline silicon thin film when the refractive index is maintained in the range of 3.8 to 4.5, the mixing ratio of NH 3 to SiH 4 based on the refractive index is determined. It is preferable that it is 10% (or 0.1) or less (the dotted circle part of FIG. 8), and vapor deposition is performed in an amorphous or polycrystalline silicon thin film in this range.
- the Si gas is SiH 4 and the Oxygen Source is NH 3 gas as the source gas presented in the present invention using the spirit of the present invention, but as another Si source gas, Si 2 is used.
- a thin film having an ultrafine grain structure is formed by injecting into a reaction chamber at a constant ratio of NH 3 / SiH 4 under a constant temperature and a constant pressure.
- the source gas including the silicon-based gas, the nitrogen-based gas, and the phosphorus-based gas is supplied into the chamber loaded with the substrate to deposit the thin film, thereby obtaining a very fine grain poly.
- the silicon thin film will be deposited.
- the invention can be applied to a variety of equipment including deposition processes.
Landscapes
- Chemical & Material Sciences (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Engineering & Computer Science (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Inorganic Chemistry (AREA)
- Chemical Vapour Deposition (AREA)
Abstract
Description
Claims (13)
- 기판이 로딩된 챔버 내에 소스가스를 공급하여 상기 기판 상에 폴리실리콘 박막을 증착하되,상기 소스가스는 실리콘 계열(silicon-based)의 가스, 질소 계열(Nitrogen-based)의 가스, 그리고 인 계열(Phosphorous-based)의 가스를 포함하는 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제1항에 있어서,상기 소스가스 중 상기 실리콘 계열의 가스에 대한 상기 질소 계열의 가스의 혼합비율은 0.03 이하(단, 0은 제외)인 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제1항에 있어서,상기 박막 내의 질소는 11.3 atomic%(atomic percentage) 이하(단, 0은 제외)인 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제2항에 있어서,상기 증착이 이루어지는 온도는 650℃ 내지 750℃이며,상기 증착이 이루어지는 압력은 5torr 내지 100torr인 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제1항에 있어서,상기 소스가스 중 상기 실리콘 계열의 가스에 대한 상기 질소 계열의 가스의 혼합비율은 0.10 이하(단, 0은 제외)인 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제5항에 있어서,상기 증착이 이루어지는 온도는 580℃ 내지 650℃이며,상기 증착이 이루어지는 압력은 100torr 내지 300torr인 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제1항에 있어서,상기 방법은 상기 박막에 대한 열처리 공정을 더 포함하는 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제1항에 있어서,상기 실리콘 계열의 가스는 SiH4(silane), Si2H6(disilane), DCS(Dichlorosilane), TCS(Trichlorosilane), HCD(Hexachlorodisilane) 중 어느 하나인 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제1항에 있어서,상기 질소 계열의 가스는 암모니아(NH3)인 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제1항에 있어서,상기 인 계열의 가스는 PH3인 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제1항에 있어서,상기 방법은 박막 증착시 n+ 또는 p+ 계열의 도핑된(doped) 폴리 실리콘 박막으로 증착하는 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제11항에 있어서,상기 n+ doped 폴리 실리콘 박막으로 증착할 때, PH3 또는 As와 같이 n+ 도핑(dopant) 계열의 불순물을 인-시투(In-situ)로 주입하여 극미세 결정립을 가지는 폴리 실리콘 막을 증착하는 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
- 제11항에 있어서,상기 p+ doped 폴리 실리콘 박막으로 증착할 때, 보론(Boron)과 같이 p+ 도핑(dopant) 계열의 불순물을 인-시투(In-situ)로 주입하여 극미세 결정립을 가지는 폴리 실리콘 막을 증착하는 것을 특징으로 하는 극미세 결정립 폴리 실리콘 박막 증착 방법.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/990,628 US20110294284A1 (en) | 2008-05-02 | 2009-04-29 | Method for depositing ultra fine grain polysilicon thin film |
CN200980115914XA CN102016115B (zh) | 2008-05-02 | 2009-04-29 | 用于沉积超细晶粒多晶硅薄膜的方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2008-0041179 | 2008-05-02 | ||
KR1020080041179A KR20090115357A (ko) | 2008-05-02 | 2008-05-02 | 극미세 결정립 폴리 실리콘 박막 증착 방법 |
Publications (3)
Publication Number | Publication Date |
---|---|
WO2009134081A2 WO2009134081A2 (ko) | 2009-11-05 |
WO2009134081A3 WO2009134081A3 (ko) | 2010-02-11 |
WO2009134081A9 true WO2009134081A9 (ko) | 2010-08-05 |
Family
ID=41255557
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/KR2009/002267 WO2009134081A2 (ko) | 2008-05-02 | 2009-04-29 | 극미세 결정립 폴리 실리콘 박막 증착 방법 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20110294284A1 (ko) |
KR (1) | KR20090115357A (ko) |
CN (1) | CN102016115B (ko) |
WO (1) | WO2009134081A2 (ko) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109778141A (zh) * | 2019-01-22 | 2019-05-21 | 上海华虹宏力半导体制造有限公司 | 多晶硅薄膜的沉积方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6140246A (en) * | 1997-12-18 | 2000-10-31 | Advanced Micro Devices, Inc. | In-situ P doped amorphous silicon by NH3 to form oxidation resistant and finer grain floating gates |
JP2000188257A (ja) * | 1998-12-22 | 2000-07-04 | Sharp Corp | 結晶性シリコン系半導体薄膜の製造方法 |
US6559039B2 (en) * | 2001-05-15 | 2003-05-06 | Applied Materials, Inc. | Doped silicon deposition process in resistively heated single wafer chamber |
US7005160B2 (en) * | 2003-04-24 | 2006-02-28 | Asm America, Inc. | Methods for depositing polycrystalline films with engineered grain structures |
US7022592B2 (en) * | 2003-10-03 | 2006-04-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Ammonia-treated polysilicon semiconductor device |
JP4655495B2 (ja) * | 2004-03-31 | 2011-03-23 | 東京エレクトロン株式会社 | 成膜方法 |
-
2008
- 2008-05-02 KR KR1020080041179A patent/KR20090115357A/ko active Search and Examination
-
2009
- 2009-04-29 WO PCT/KR2009/002267 patent/WO2009134081A2/ko active Application Filing
- 2009-04-29 CN CN200980115914XA patent/CN102016115B/zh active Active
- 2009-04-29 US US12/990,628 patent/US20110294284A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
WO2009134081A3 (ko) | 2010-02-11 |
KR20090115357A (ko) | 2009-11-05 |
CN102016115A (zh) | 2011-04-13 |
WO2009134081A2 (ko) | 2009-11-05 |
US20110294284A1 (en) | 2011-12-01 |
CN102016115B (zh) | 2013-06-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7713881B2 (en) | Process sequence for doped silicon fill of deep trenches | |
EP0536410B1 (en) | Method for forming vapor phase grown film | |
JP2947828B2 (ja) | 半導体装置の製造方法 | |
WO2009134083A2 (ko) | 극미세 결정립 폴리 실리콘 박막 증착 방법 | |
US10546750B2 (en) | System and method for substrate wafer back side and edge cross section seals | |
KR100769521B1 (ko) | 다결정 폴리실리콘 박막 제조방법 | |
WO2010126237A2 (ko) | 극미세 결정립 폴리 실리콘 박막 증착 방법 | |
WO2009134080A2 (ko) | 극미세 결정립 폴리 실리콘 박막 증착 방법 | |
WO2009134081A9 (ko) | 극미세 결정립 폴리 실리콘 박막 증착 방법 | |
KR100943426B1 (ko) | 박막 증착 방법 및 박막 증착 장치 | |
KR19990077798A (ko) | 반도체 장치의 제조 공정 | |
KR100338818B1 (ko) | 반도체장치의 전하저장전극 형성방법 | |
US20240222114A1 (en) | Method of forming a conformal and continuous crystalline silicon nanosheet with improved electrical properties at low doping levels | |
KR100472855B1 (ko) | 반도체소자의다결정실리콘박막제조방법 | |
KR100494321B1 (ko) | 반도체소자의다결정실리콘막형성방법 | |
US20050048799A1 (en) | Film forming material, film forming method, and film | |
JP2519586B2 (ja) | 半導体装置の製造方法およびその製造装置 | |
JPH06267857A (ja) | 半導体装置の製造方法 | |
KR19990059057A (ko) | 반도체 소자의 폴리실리콘층 형성 방법 | |
KR20100074642A (ko) | 반도체 소자의 게이트 패턴 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200980115914.X Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 09738987 Country of ref document: EP Kind code of ref document: A2 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 12990628 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 09738987 Country of ref document: EP Kind code of ref document: A2 |