WO2009069620A1 - Dispositif et procédé de traitement de données - Google Patents
Dispositif et procédé de traitement de données Download PDFInfo
- Publication number
- WO2009069620A1 WO2009069620A1 PCT/JP2008/071387 JP2008071387W WO2009069620A1 WO 2009069620 A1 WO2009069620 A1 WO 2009069620A1 JP 2008071387 W JP2008071387 W JP 2008071387W WO 2009069620 A1 WO2009069620 A1 WO 2009069620A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- data processing
- ldpc
- parity
- code
- processing device
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
- H03M13/1165—QC-LDPC codes as defined for the digital video broadcasting [DVB] specifications, e.g. DVB-Satellite [DVB-S2]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1131—Scheduling of bit node or check node processing
- H03M13/1137—Partly parallel processing, i.e. sub-blocks or sub-groups of nodes being processed in parallel
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
- H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
- H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
- H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
- H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Multimedia (AREA)
- Error Detection And Correction (AREA)
Abstract
L'invention concerne un dispositif et un procédé de traitement de données dont la résistance à une erreur de bit de code d'un code LDPC telle qu'une erreur de rafale ou une erreur d'effacement peut être améliorée. L'unité de codage (21) LDPC émet le code LDPC par exécution d'un codage LDPC en fonction d'une matrice de vérification dont la matrice de parité qui constitue une partie correspondant au bit de parité du code LDPC (vérification de parité à faible densité) possède une structure en escalier. Un entrelaceur (23) de parité exécute un entrelaçage de parité qui entrelace le bit de parité du code LDPC émis par l'unité de codage (21) LDPC au niveau de la position d'un autre bit de parité. Le dispositif et le procédé de traitement des données peuvent s'appliquer, par exemple, à un dispositif de transmission destiné à transmettre un code LDPC.
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007304689 | 2007-11-26 | ||
JP2007-304689 | 2007-11-26 | ||
JP2007309914 | 2007-11-30 | ||
JP2007-309914 | 2007-11-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2009069620A1 true WO2009069620A1 (fr) | 2009-06-04 |
Family
ID=40678515
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2008/071387 WO2009069620A1 (fr) | 2007-11-26 | 2008-11-26 | Dispositif et procédé de traitement de données |
Country Status (2)
Country | Link |
---|---|
TW (1) | TW201010295A (fr) |
WO (1) | WO2009069620A1 (fr) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105376008A (zh) * | 2014-08-13 | 2016-03-02 | 上海数字电视国家工程研究中心有限公司 | Ldpc码字的交织映射方法及解交织解映射方法 |
CN105376030A (zh) * | 2014-08-29 | 2016-03-02 | 上海数字电视国家工程研究中心有限公司 | Ldpc码字的交织和映射方法及解交织解映射方法 |
CN105450336A (zh) * | 2014-08-29 | 2016-03-30 | 上海数字电视国家工程研究中心有限公司 | Ldpc码字的交织和映射方法及解交织解映射方法 |
CN111628849A (zh) * | 2014-05-22 | 2020-09-04 | 上海数字电视国家工程研究中心有限公司 | Ldpc码字的交织映射方法及解交织解映射方法 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5630278B2 (ja) | 2010-12-28 | 2014-11-26 | ソニー株式会社 | データ処理装置、及びデータ処理方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001352252A (ja) * | 2000-06-08 | 2001-12-21 | Sony Corp | 符号化装置及び符号化方法、並びに、復号装置及び復号方法 |
JP2005051469A (ja) * | 2003-07-28 | 2005-02-24 | Sony Corp | 符号化装置および符号化方法、並びにプログラム |
JP2006254466A (ja) * | 2005-03-11 | 2006-09-21 | Samsung Electronics Co Ltd | 低密度のパリティ検査符号を用いる通信システムにおけるチャンネルインタリービング/デインタリービング装置およびその制御方法 |
-
2008
- 2008-11-24 TW TW97145360A patent/TW201010295A/zh unknown
- 2008-11-26 WO PCT/JP2008/071387 patent/WO2009069620A1/fr active Application Filing
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001352252A (ja) * | 2000-06-08 | 2001-12-21 | Sony Corp | 符号化装置及び符号化方法、並びに、復号装置及び復号方法 |
JP2005051469A (ja) * | 2003-07-28 | 2005-02-24 | Sony Corp | 符号化装置および符号化方法、並びにプログラム |
JP2006254466A (ja) * | 2005-03-11 | 2006-09-21 | Samsung Electronics Co Ltd | 低密度のパリティ検査符号を用いる通信システムにおけるチャンネルインタリービング/デインタリービング装置およびその制御方法 |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111628849A (zh) * | 2014-05-22 | 2020-09-04 | 上海数字电视国家工程研究中心有限公司 | Ldpc码字的交织映射方法及解交织解映射方法 |
CN105376008A (zh) * | 2014-08-13 | 2016-03-02 | 上海数字电视国家工程研究中心有限公司 | Ldpc码字的交织映射方法及解交织解映射方法 |
CN105376030A (zh) * | 2014-08-29 | 2016-03-02 | 上海数字电视国家工程研究中心有限公司 | Ldpc码字的交织和映射方法及解交织解映射方法 |
CN105450336A (zh) * | 2014-08-29 | 2016-03-30 | 上海数字电视国家工程研究中心有限公司 | Ldpc码字的交织和映射方法及解交织解映射方法 |
Also Published As
Publication number | Publication date |
---|---|
TW201010295A (en) | 2010-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MY158260A (en) | Data processing apparatus and data processing method | |
WO2009069618A1 (fr) | Dispositif et procédé de traitement de données | |
WO2007142476A3 (fr) | Procédé de codage/de décodage utilisant une matrice de codes de vérification à faible densité | |
EP2086114A3 (fr) | Codes concaténés combinant des codes de type Reed-Solomon, LDPC et des codes de parité pour des appareils de codage/décodage | |
WO2009069628A1 (fr) | Dispositif et procédé de traitement de données | |
WO2009028886A3 (fr) | Dispositif et procédé pour la transmission et la réception de données dans un système de communications utilisant des codes à contrôle de parité à faible densité | |
WO2008149216A3 (fr) | Codage convolutionnel à efficacité computationnelle avec fixation de paramètres d'adaptation de débit | |
EP1801982A3 (fr) | Codeur, décodeur, méthode de codage et de décodage | |
WO2009041070A1 (fr) | Procédé de codage, codeur et décodeur | |
TW200746653A (en) | Systems and methods for achieving higher coding rate using parity interleaving | |
TW200737737A (en) | Encoding and decoding methods and systems | |
TW200637172A (en) | Pruned bit-reversal interleaver | |
WO2010074537A3 (fr) | Procédé de turbocodage de convolution et dispositif de mise en oeuvre du procédé de codage | |
MX2019008248A (es) | Codigo polar concatenado con intercalacion. | |
WO2008086236A3 (fr) | Sélection de code fec et de débit de code sur la base de la taille de paquets | |
WO2007036800A3 (fr) | Procede et appareil de gestion d'erreurs | |
WO2009036004A3 (fr) | Code multicouche de contrôle par redondance cyclique dans un système de communications sans fil | |
WO2009069620A1 (fr) | Dispositif et procédé de traitement de données | |
WO2016140516A3 (fr) | Émetteur et procédé de permutation de parité de celui-ci | |
WO2008124966A8 (fr) | Appareil de radiocommunication et procédé de commande de transmission de version de redondance | |
WO2010058994A3 (fr) | Appareil de codage/de décodage de canal et procédé utilisant des codes de contrôle de parité de faible densité | |
EP2178217A3 (fr) | Appareil et procédé de codage pour des codes LDPC | |
WO2009053825A3 (fr) | Procédé et appareil pour fournir un calcul de contrôle de redondance cyclique adaptatif | |
EP2136474A3 (fr) | Codage et décodage de codes du type LDPC pour des canaux sélectifs en fréquence | |
MX2015009839A (es) | Dispositivo de procesamiento de datos y metodo de procesamiento de datos. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08855181 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 08855181 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: JP |