WO2009028658A1 - Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法、igbt用シリコン単結晶ウェーハの抵抗率保証方法 - Google Patents
Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法、igbt用シリコン単結晶ウェーハの抵抗率保証方法 Download PDFInfo
- Publication number
- WO2009028658A1 WO2009028658A1 PCT/JP2008/065522 JP2008065522W WO2009028658A1 WO 2009028658 A1 WO2009028658 A1 WO 2009028658A1 JP 2008065522 W JP2008065522 W JP 2008065522W WO 2009028658 A1 WO2009028658 A1 WO 2009028658A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- igbt
- single crystal
- silicon single
- wafer
- crystal wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B15/00—Single-crystal growth by pulling from a melt, e.g. Czochralski method
- C30B15/20—Controlling or regulating
- C30B15/203—Controlling or regulating the relationship of pull rate (v) to axial thermal gradient (G)
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/02—Elements
- C30B29/06—Silicon
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/01—Manufacture or treatment
- H10D12/031—Manufacture or treatment of IGBTs
- H10D12/032—Manufacture or treatment of IGBTs of vertical IGBTs
- H10D12/038—Manufacture or treatment of IGBTs of vertical IGBTs having a recessed gate, e.g. trench-gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
- H10D12/461—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions
- H10D12/481—Vertical IGBTs having non-planar surfaces, e.g. having trenches, recesses or pillars in the surfaces of the emitter, base or collector regions having gate structures on slanted surfaces, on vertical surfaces, or in grooves, e.g. trench gate IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P36/00—Gettering within semiconductor bodies
- H10P36/20—Intrinsic gettering, i.e. thermally inducing defects by using oxygen present in the silicon body
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
Abstract
チョクラルスキー法によって育成されたシリコン単結晶からなるIGBT用のシリコン単結晶ウェーハであって、引き上げ速度マージンを拡大することが可能で、EG処理が必要でなく、IGBT用ウェーハとしての充分な厚さのDZ層を有しかつIG能を有するとともに、抵抗率のバラツキが小さく、 前記ウェーハ全面に設けられ表面側にIGBT用デバイスの形成されるデバイス領域と、該デバイス領域よりも裏面側に位置しデバイス形成後に除去されるゲッタリング領域とを有し、前記デバイス領域の厚さ方向寸法が100~200μmとされ、結晶径方向全域においてCOP欠陥および転位クラスタが排除されており、格子間酸素濃度が8.5×1017atoms/cm3以下であり、ウェーハ面内における抵抗率のばらつきが5%以下である。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009530203A JP5278324B2 (ja) | 2007-08-29 | 2008-08-29 | Igbt用シリコン単結晶ウェーハの製造方法 |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2007-223065 | 2007-08-29 | ||
| JP2007223065 | 2007-08-29 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| WO2009028658A1 true WO2009028658A1 (ja) | 2009-03-05 |
Family
ID=40387368
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PCT/JP2008/065522 Ceased WO2009028658A1 (ja) | 2007-08-29 | 2008-08-29 | Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法、igbt用シリコン単結晶ウェーハの抵抗率保証方法 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP5278324B2 (ja) |
| WO (1) | WO2009028658A1 (ja) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2013129564A (ja) * | 2011-12-21 | 2013-07-04 | Siltronic Ag | シリコン単結晶基板およびその製造方法 |
| DE112012000306T5 (de) | 2011-01-24 | 2013-09-26 | Shin-Etsu Handotai Co., Ltd. | Verfahren zum Herstellen eines Silizium-Einkristallwafers und eines thermisch behandelten Wafers |
| JP2015040142A (ja) * | 2013-08-21 | 2015-03-02 | 信越半導体株式会社 | シリコン単結晶材料の製造方法及びシリコン単結晶材料 |
| JP2020074381A (ja) * | 2014-05-28 | 2020-05-14 | インフィネオン テクノロジーズ アーゲーInfineon Technologies Ag | 半導体素子、シリコンウエハ、及びシリコンインゴット |
| EP4151782A1 (de) * | 2021-09-16 | 2023-03-22 | Siltronic AG | Verfahren zur herstellung einer halbleiterscheibe aus einkristallinem silizium und halbleiterscheibe aus einkristallinem silizium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002057159A (ja) * | 2000-08-07 | 2002-02-22 | Sumitomo Metal Ind Ltd | シリコンウェーハおよびその製造方法 |
| JP2006261632A (ja) * | 2005-02-18 | 2006-09-28 | Sumco Corp | シリコンウェーハの熱処理方法 |
| US20070193501A1 (en) * | 2006-02-21 | 2007-08-23 | Sumco Corporation | Silicon single crystal wafer for IGBT and method for manufacturing silicon single crystal wafer for IGBT |
-
2008
- 2008-08-29 WO PCT/JP2008/065522 patent/WO2009028658A1/ja not_active Ceased
- 2008-08-29 JP JP2009530203A patent/JP5278324B2/ja active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002057159A (ja) * | 2000-08-07 | 2002-02-22 | Sumitomo Metal Ind Ltd | シリコンウェーハおよびその製造方法 |
| JP2006261632A (ja) * | 2005-02-18 | 2006-09-28 | Sumco Corp | シリコンウェーハの熱処理方法 |
| US20070193501A1 (en) * | 2006-02-21 | 2007-08-23 | Sumco Corporation | Silicon single crystal wafer for IGBT and method for manufacturing silicon single crystal wafer for IGBT |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE112012000306T5 (de) | 2011-01-24 | 2013-09-26 | Shin-Etsu Handotai Co., Ltd. | Verfahren zum Herstellen eines Silizium-Einkristallwafers und eines thermisch behandelten Wafers |
| US8916953B2 (en) | 2011-01-24 | 2014-12-23 | Shin-Etsu Handotai Co., Ltd. | Method for manufacturing silicon single crystal wafer and annealed wafer |
| JP2013129564A (ja) * | 2011-12-21 | 2013-07-04 | Siltronic Ag | シリコン単結晶基板およびその製造方法 |
| JP2015040142A (ja) * | 2013-08-21 | 2015-03-02 | 信越半導体株式会社 | シリコン単結晶材料の製造方法及びシリコン単結晶材料 |
| JP2020074381A (ja) * | 2014-05-28 | 2020-05-14 | インフィネオン テクノロジーズ アーゲーInfineon Technologies Ag | 半導体素子、シリコンウエハ、及びシリコンインゴット |
| EP4151782A1 (de) * | 2021-09-16 | 2023-03-22 | Siltronic AG | Verfahren zur herstellung einer halbleiterscheibe aus einkristallinem silizium und halbleiterscheibe aus einkristallinem silizium |
| WO2023041359A1 (de) * | 2021-09-16 | 2023-03-23 | Siltronic Ag | Verfahren zur herstellung einer halbleiterscheibe aus einkristallinem silizium und halbleiterscheibe aus einkristallinem silizium |
Also Published As
| Publication number | Publication date |
|---|---|
| JP5278324B2 (ja) | 2013-09-04 |
| JPWO2009028658A1 (ja) | 2010-12-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1881093A3 (en) | Silicon single crystal wafer for IGBT and method for manufacturing silicon single crystal wafer for IGBT | |
| EP1688991A3 (en) | SOI wafer production method | |
| WO2009025337A1 (ja) | Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法、igbt用シリコン単結晶ウェーハの抵抗率保証方法 | |
| TWI263709B (en) | Structure of strain relaxed thin Si/Ge epitaxial layer and fabricating method thereof | |
| WO2009028658A1 (ja) | Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法、igbt用シリコン単結晶ウェーハの抵抗率保証方法 | |
| CN101740525B (zh) | 晶背的封装结构 | |
| EP2144280A4 (en) | SILICON WAFER AND MANUFACTURING METHOD THEREFOR | |
| TW200613588A (en) | Silicon wafer, method for manufacturing the same, and method for growing silicon single crystal | |
| EP2096667A3 (en) | Silicon substrate and manufacturing method thereof | |
| TW200614379A (en) | Silicon epitaxial wafer and manufacturing method for same | |
| JP2009206431A5 (ja) | ||
| WO2009025340A1 (ja) | Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法 | |
| TW200730671A (en) | Methods and apparatuses for manufacturing monocrystalline cast silicon and monocrystaline cast silicon bodies for photovoltaics | |
| SG141318A1 (en) | Silicon wafer having good intrinsic getterability and method for its production | |
| WO2009025336A1 (ja) | Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法 | |
| MY147106A (en) | Method for manufacturing epitaxial wafer | |
| SG162693A1 (en) | Silicon wafer and method of manufacturing the same | |
| WO2009025342A1 (ja) | Igbt用のシリコン単結晶ウェーハ及びigbt用のシリコン単結晶ウェーハの製造方法 | |
| MY179465A (en) | Silicone single crystal substrate and method of manufacturing the same | |
| TW200631101A (en) | Method for heat treatment of silicon wafers | |
| TW200741043A (en) | GaN crystal substrate and method of manufacturing the same, and method of manufacturing semiconductor device | |
| EP2130953A3 (en) | Epitaxial silicon wafer and method for producing the same | |
| CN101866835A (zh) | 一种高锗组分锗硅虚衬底的制备方法 | |
| ATE552365T1 (de) | Verfahren zur herstellung eines siliciumeinkristalls und verfahren zur herstellung eines siliciumwafers | |
| EP1981083A3 (en) | Method for manufacturing an SOI substrate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 08828316 Country of ref document: EP Kind code of ref document: A1 |
|
| WWE | Wipo information: entry into national phase |
Ref document number: 2009530203 Country of ref document: JP |
|
| NENP | Non-entry into the national phase |
Ref country code: DE |
|
| 122 | Ep: pct application non-entry in european phase |
Ref document number: 08828316 Country of ref document: EP Kind code of ref document: A1 |