WO2008093399A1 - 情報処理システムおよび情報処理方法 - Google Patents

情報処理システムおよび情報処理方法 Download PDF

Info

Publication number
WO2008093399A1
WO2008093399A1 PCT/JP2007/051457 JP2007051457W WO2008093399A1 WO 2008093399 A1 WO2008093399 A1 WO 2008093399A1 JP 2007051457 W JP2007051457 W JP 2007051457W WO 2008093399 A1 WO2008093399 A1 WO 2008093399A1
Authority
WO
WIPO (PCT)
Prior art keywords
information processing
processing system
utilization information
storage part
utilization
Prior art date
Application number
PCT/JP2007/051457
Other languages
English (en)
French (fr)
Inventor
Takashi Toyoshima
Shuji Yamamura
Atsushi Mori
Takashi Aoki
Original Assignee
Fujitsu Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Limited filed Critical Fujitsu Limited
Priority to JP2008555969A priority Critical patent/JP4491500B2/ja
Priority to PCT/JP2007/051457 priority patent/WO2008093399A1/ja
Publication of WO2008093399A1 publication Critical patent/WO2008093399A1/ja
Priority to US12/510,510 priority patent/US8671246B2/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation
    • G06F8/44—Encoding
    • G06F8/443—Optimisation
    • G06F8/4441—Reducing the execution time required by the program code
    • G06F8/4442—Reducing the number of cache misses; Data prefetching

Abstract

　情報処理システム（１）のキャッシュ（２０）は、プリフェッチされたデータがアクセスされたか否かを示す利用情報と、プリフェッチする原因となった命令を一意に識別する命令識別子とを対応付けて格納する利用情報格納部（２０ａ）を備える。このような構成のもと、情報処理システム（１）は、プリフェッチされたデータの利用情報を利用情報格納部（２０ａ）に書き込む。そして、情報処理システム（１）は、ＣＰＵ（１０）からプリフェッチされたデータに対してアクセスが行われた場合には、利用情報をセットする。その後、情報処理システム（１）は、キャッシュ（２０）のデータが破棄される際に、破棄されるデータの利用情報を利用情報格納部（２０ａ）から読み出す。具体的には、情報処理システム（１）は、利用情報格納部（２０ａ）から利用情報を読み出し、利用されたか否かを判別してプリフェッチミスを検出する。
PCT/JP2007/051457 2007-01-30 2007-01-30 情報処理システムおよび情報処理方法 WO2008093399A1 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2008555969A JP4491500B2 (ja) 2007-01-30 2007-01-30 演算処理装置、情報処理装置及び演算処理装置の制御方法
PCT/JP2007/051457 WO2008093399A1 (ja) 2007-01-30 2007-01-30 情報処理システムおよび情報処理方法
US12/510,510 US8671246B2 (en) 2007-01-30 2009-07-28 Information processing system and information processing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2007/051457 WO2008093399A1 (ja) 2007-01-30 2007-01-30 情報処理システムおよび情報処理方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/510,510 Continuation US8671246B2 (en) 2007-01-30 2009-07-28 Information processing system and information processing method

Publications (1)

Publication Number Publication Date
WO2008093399A1 true WO2008093399A1 (ja) 2008-08-07

Family

ID=39673719

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2007/051457 WO2008093399A1 (ja) 2007-01-30 2007-01-30 情報処理システムおよび情報処理方法

Country Status (3)

Country Link
US (1) US8671246B2 (ja)
JP (1) JP4491500B2 (ja)
WO (1) WO2008093399A1 (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014067250A (ja) * 2012-09-26 2014-04-17 Nec Corp メモリアクセス制御装置、メモリアクセス制御システム、及び、メモリアクセス制御方法
JP2016130948A (ja) * 2015-01-14 2016-07-21 富士通株式会社 演算処理装置および演算処理装置の制御方法
US11003581B2 (en) 2018-07-19 2021-05-11 Fujitsu Limited Arithmetic processing device and arithmetic processing method of controlling prefetch of cache memory

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8583894B2 (en) * 2010-09-09 2013-11-12 Advanced Micro Devices Hybrid prefetch method and apparatus
US8949579B2 (en) * 2010-10-04 2015-02-03 International Business Machines Corporation Ineffective prefetch determination and latency optimization
CN102566936B (zh) * 2010-12-28 2015-04-29 联想(北京)有限公司 一种磁盘数据读取方法、装置及磁盘驱动装置
US20150286571A1 (en) * 2014-04-04 2015-10-08 Qualcomm Incorporated Adaptive cache prefetching based on competing dedicated prefetch policies in dedicated cache sets to reduce cache pollution
JP6252348B2 (ja) * 2014-05-14 2017-12-27 富士通株式会社 演算処理装置および演算処理装置の制御方法
US9910880B2 (en) 2014-07-16 2018-03-06 Wipro Limited System and method for managing enterprise user group
US10310981B2 (en) * 2016-04-07 2019-06-04 Advanced Micro Devices, Inc. Method and apparatus for performing memory prefetching
US20210390053A1 (en) * 2020-06-15 2021-12-16 Micron Technology, Inc. Host-Assisted Memory-Side Prefetcher
US11080283B1 (en) 2020-09-29 2021-08-03 Atlassian Pty Ltd. Systems and methods for selectively prefetching data
US11366749B2 (en) * 2020-11-10 2022-06-21 Western Digital Technologies, Inc. Storage system and method for performing random read

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63318654A (ja) * 1987-06-23 1988-12-27 Fujitsu Ltd 中間バッファリプレ−ス決定方式
JPH09319652A (ja) * 1996-03-28 1997-12-12 Hitachi Ltd 先読み制御方法
JP2001331793A (ja) * 2000-05-22 2001-11-30 Fuji Xerox Co Ltd 画像処理装置及びキャッシュメモリ
JP2002215456A (ja) * 2001-01-23 2002-08-02 Nec Corp 情報処理装置

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5263038A (en) * 1975-10-01 1977-05-25 Hitachi Ltd Data processing device
JPH04340637A (ja) 1991-05-17 1992-11-27 Mitsubishi Electric Corp キャッシュ制御方式
JPH0573421A (ja) * 1991-09-17 1993-03-26 Hitachi Ltd デイスクキヤツシユ制御方式
US5603004A (en) * 1994-02-14 1997-02-11 Hewlett-Packard Company Method for decreasing time penalty resulting from a cache miss in a multi-level cache system
KR0146059B1 (ko) * 1995-04-11 1998-09-15 문정환 미참조 선인출 캐쉬를 이용한 명령어 선인출 방법 및 그 회로
US5983324A (en) 1996-03-28 1999-11-09 Hitachi, Ltd. Data prefetch control method for main storage cache for protecting prefetched data from replacement before utilization thereof
JPH10207772A (ja) * 1997-01-23 1998-08-07 Hitachi Ltd キャッシュミス予測方法
JPH10320285A (ja) 1997-05-20 1998-12-04 Toshiba Corp キャッシュメモリ及び情報処理システム
JPH10320212A (ja) * 1997-05-21 1998-12-04 Hitachi Ltd キャッシュ向け最適化方法
JP3156761B2 (ja) * 1997-06-04 2001-04-16 日本電気株式会社 ノンブロッキングキャッシュ対応のコードスケジューリング方式及びそのプログラムを記録した記憶媒体
US6134710A (en) * 1998-06-26 2000-10-17 International Business Machines Corp. Adaptive method and system to minimize the effect of long cache misses
US6438673B1 (en) * 1999-12-30 2002-08-20 Intel Corporation Correlated address prediction
JP2001195263A (ja) * 2000-01-17 2001-07-19 Nec Ic Microcomput Syst Ltd コンパイル装置、コンパイル方法、および、コンパイル用プログラムを記録した記録媒体
JP2001344152A (ja) * 2000-06-05 2001-12-14 Matsushita Electric Ind Co Ltd キャッシュメモリ装置
JP2003044357A (ja) * 2001-07-27 2003-02-14 Nec Computertechno Ltd キャッシュ先取り方式
JP4030314B2 (ja) * 2002-01-29 2008-01-09 富士通株式会社 演算処理装置
US6990558B2 (en) * 2002-06-18 2006-01-24 Ip-First, Llc Microprocessor, apparatus and method for selective prefetch retire
US7181723B2 (en) * 2003-05-27 2007-02-20 Intel Corporation Methods and apparatus for stride profiling a software application
JP5263038B2 (ja) 2009-07-08 2013-08-14 パナソニック株式会社 食器洗い機

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63318654A (ja) * 1987-06-23 1988-12-27 Fujitsu Ltd 中間バッファリプレ−ス決定方式
JPH09319652A (ja) * 1996-03-28 1997-12-12 Hitachi Ltd 先読み制御方法
JP2001331793A (ja) * 2000-05-22 2001-11-30 Fuji Xerox Co Ltd 画像処理装置及びキャッシュメモリ
JP2002215456A (ja) * 2001-01-23 2002-08-02 Nec Corp 情報処理装置

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014067250A (ja) * 2012-09-26 2014-04-17 Nec Corp メモリアクセス制御装置、メモリアクセス制御システム、及び、メモリアクセス制御方法
JP2016130948A (ja) * 2015-01-14 2016-07-21 富士通株式会社 演算処理装置および演算処理装置の制御方法
US11003581B2 (en) 2018-07-19 2021-05-11 Fujitsu Limited Arithmetic processing device and arithmetic processing method of controlling prefetch of cache memory

Also Published As

Publication number Publication date
US20090287884A1 (en) 2009-11-19
US8671246B2 (en) 2014-03-11
JPWO2008093399A1 (ja) 2010-05-20
JP4491500B2 (ja) 2010-06-30

Similar Documents

Publication Publication Date Title
WO2008093399A1 (ja) 情報処理システムおよび情報処理方法
WO2009140631A3 (en) Distributed computing system with universal address system and method
MY149569A (en) Improvements in resisting the spread of unwanted code and data
WO2010075174A3 (en) System and method for providing content to a mobile device
WO2007022454A3 (en) Systems, methods, and media protecting a digital data processing device from attack
WO2008042298A3 (en) Data cache virtual hint way prediction, and applications thereof
WO2006118667A3 (en) Prefetching across a page boundary
WO2008083046A3 (en) Data segmentation using shift-varying predicate function fingerprinting
WO2007117746A3 (en) Data processing system having address translation bypass and method therefor
GB2454400A (en) System and method for limiting processor performance
WO2011017028A3 (en) System and method for accessing diagnostic information
WO2007022432A3 (en) Compliance processing of rights managed data
WO2009158183A3 (en) Apparatus and method for cache utilization
TW200710674A (en) Processor, data processing system, and method for initializing a memory block
WO2006095184A3 (en) Data processing system
WO2008154192A3 (en) Cache metadata for accelerating software transactional memory
WO2008155805A1 (ja) キャッシュメモリ装置、演算処理装置及びその制御方法
EP1906330A3 (en) Information processing system, information processing method, information processing program, computer readable medium and computer data signal
WO2006094196A3 (en) Method and apparatus for power reduction in an heterogeneously- multi-pipelined processor
DE602007001699D1 (de) ung
HK1110718A1 (en) Method and system for optimizing metadata passing
ATE475140T1 (de) Seitendeskriptoren zur vorausholung und speicherverwaltung
WO2006125220A3 (en) Handling cache miss in an instruction crossing a cache line boundary
GB2484835A (en) Synchronization of replicated sequential access storage components
WO2007109707A3 (en) Method and system for rendering harmless a locked pestware executable object

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 07713712

Country of ref document: EP

Kind code of ref document: A1

WWE Wipo information: entry into national phase

Ref document number: 2008555969

Country of ref document: JP

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 07713712

Country of ref document: EP

Kind code of ref document: A1