WO2006038314A1 - 信号抽出回路および非接触icカード - Google Patents
信号抽出回路および非接触icカード Download PDFInfo
- Publication number
- WO2006038314A1 WO2006038314A1 PCT/JP2005/002406 JP2005002406W WO2006038314A1 WO 2006038314 A1 WO2006038314 A1 WO 2006038314A1 JP 2005002406 W JP2005002406 W JP 2005002406W WO 2006038314 A1 WO2006038314 A1 WO 2006038314A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- circuit
- signal
- rectifier circuit
- rectifier
- current
- Prior art date
Links
- 238000000605 extraction Methods 0.000 title claims abstract description 71
- 239000000284 extract Substances 0.000 claims description 21
- 238000012545 processing Methods 0.000 claims description 8
- 230000005669 field effect Effects 0.000 claims description 6
- 102100036285 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Human genes 0.000 abstract description 8
- 101000875403 Homo sapiens 25-hydroxyvitamin D-1 alpha hydroxylase, mitochondrial Proteins 0.000 abstract description 8
- 238000010586 diagram Methods 0.000 description 33
- 239000003990 capacitor Substances 0.000 description 8
- 230000008859 change Effects 0.000 description 8
- 238000012544 monitoring process Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 241000849798 Nita Species 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000013075 data extraction Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000010248 power generation Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B5/00—Near-field transmission systems, e.g. inductive or capacitive transmission systems
- H04B5/40—Near-field transmission systems, e.g. inductive or capacitive transmission systems characterised by components specially adapted for near-field transmission
- H04B5/48—Transceivers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/0723—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips the record carrier comprising an arrangement for non-contact communication, e.g. wireless communication circuits on transponder cards, non-contact smart cards or RFIDs
Definitions
- the present invention relates to a signal extraction circuit and a non-contact IC card, and more particularly to a non-contact IC card that rectifies a high-frequency signal to be radiated to obtain a power supply and extracts signal data from the high-frequency signal to perform data processing.
- the present invention relates to a signal extraction circuit and a non-contact IC card including the signal extraction circuit.
- a non-contact data carrier such as a non-contact IC card (hereinafter sometimes simply referred to as an IC card) or a non-contact ID chip that does not have its own power source such as a battery
- the reader Z writer mounting power is also low.
- the radio wave energy that is irradiated for access also obtains electric power and at the same time performs data communication using that electric wave.
- FIG. 13 is a block diagram showing the configuration of a general IC card.
- the IC card includes an antenna unit 11, a rectifier circuit 12, a charging capacity Ca, a shunt regulator 13, a signal extraction circuit 14, a demodulation circuit 15, a digital signal processing unit 16, and a modulation circuit 17.
- the signal received by the antenna unit 11 is rectified by the rectifier circuit 12 and then charged to the charging capacity Ca to serve as a power source for the digital signal processing unit 16.
- the shunt regulator 13 controls the amount of short-circuit current in order to keep the generated power supply voltage constant.
- the received signal superimposed on the power supply signal is extracted by the signal extraction circuit 14 and demodulated into a digital signal by the demodulation circuit 15. This digital signal is processed by the digital signal processing unit 16.
- the modulation circuit 17 modulates the impedance of the antenna unit 11 according to the transmission signal sent from the digital signal processing unit 16.
- FIG. 14 is a diagram showing an example of a circuit configuration of an antenna unit, a rectifier circuit, and a signal extraction circuit of a conventional IC card.
- the antenna unit 1 la has amplitude-modulated modulation such as ASK (Amplitude Shift Keying) modulation. Harmonics are input to generate an antenna induced voltage VA, and an input voltage VB of the rectifier circuit 12a is generated by the resistance Ra of the antenna unit 11a.
- the rectifier circuit 12a shown in the figure is a full-wave rectifier circuit composed of diodes Dl and D2, and generates a power supply voltage VD D1 in the charge capacities Cal and Ca2.
- VSS is a ground voltage.
- the input voltage VB is similarly generated in the signal extraction circuit 14a.
- the input signal is rectified by a rectifier circuit including diodes D3 and D4 and capacitors Cl and C2, and a voltage signal VDD2 that is an input signal of the demodulation circuit 15 is generated.
- the demodulation circuit 15 generates a digital signal value according to the signal level of the voltage signal VDD2.
- Each of the 1S rectifier circuits has the function of rectifying the voltage induced in the antenna to serve as a power source, and the function of rectifying and extracting the signal data to the demodulation circuit.
- Patent Document 1 US Patent No. 6323728 (Fig. 1)
- the conventional IC card has a problem that signal extraction becomes difficult when trying to secure a stable power supply voltage!
- the signal is different depending on the difference between the antenna induced voltage VA1 when the signal data force is '0' and the antenna induced voltage VA2 when the signal data force is '1'. Perform extraction.
- the resistance of the antenna unit 11a is Ra
- the input voltage of the rectifier circuit is VB1 when the signal data is "0”
- the input voltage of the rectifier circuit is VB2 when the signal data power is
- the power supply voltage after rectification is If VDD1, the input voltage of the demodulated circuit after rectification is VDD2, the threshold voltage of the rectifier is Vth, and the on-resistance of the rectifier is Ron,
- the input voltage VB1 of signal data "0" is
- VB2 VA2- (VA2-VDDl / 2-Vth) XRa / (Ra + Ron)
- VB 1-VB2 (VA1-VA2)-(VA1-VA2) XRa / (Ra + Ron)
- AVA is the voltage difference between VB1 and VB2.
- VDD2 (VB 1-Vth)-(VB2— Vth)
- the voltage difference for the demodulator circuit to distinguish between the signal data “0” and “1” is the product of the voltage induced in the antenna and a coefficient that greatly depends only on the on-resistance of the rectifier element. Therefore, when a rectifier with a small on-resistance Ron is selected, there is a problem that the amplitude difference becomes so small that the signal level cannot be detected at the input end of the demodulation circuit. On the other hand, in order to efficiently secure the power supply, it is necessary to reduce the on-resistance of the rectifying element. If the on-resistance of the rectifying element is increased for signal detection, it is difficult to secure a stable power supply.
- FIG. 15 is a waveform diagram showing an example of a conventional power supply voltage signal and an extraction signal of a signal extraction circuit.
- the example shown in the figure is an example when the power supply voltage is stably secured. In this case, since the power supply voltage is in a stable state, that is, the fluctuation of the voltage value is small, the change of the extracted signal extracted from this voltage signal is also small. It becomes difficult to reliably determine 1 ".
- the present invention has been made in view of the above points, and a signal extraction circuit that satisfies both functions of obtaining a stable power supply voltage and accurate demodulation, and a non-existing device including the signal extraction circuit.
- the purpose is to provide contact IC cards.
- the present invention provides a signal extraction circuit for a non-contact IC card as shown in FIG.
- the non-contact IC card receives a high-frequency signal to be irradiated by the antenna unit 11, rectifies the high-frequency signal received by the rectifier circuit 12, and obtains a power source.
- a signal superimposed on the high-frequency signal in the demodulator circuit 15 Demodulate data and process data.
- the signal extraction circuit 1 is connected between the rectifier circuit 12 and the demodulation circuit 15, detects a current that changes according to the signal data superimposed on the high-frequency signal flowing through the rectifier circuit 12, and extracts the signal according to the current value. Is output to the demodulation circuit 15.
- the signal extraction circuit 1 is provided in a path different from a path through which the power signal generated by the rectifier circuit 12 is transmitted, and is provided in a path between the rectifier circuit 12 and the demodulation circuit 15.
- the current flowing through the rectifier circuit 12 is detected, and an extraction signal corresponding to the current value is output to the demodulation circuit 15.
- the current flowing changes in accordance with the signal data superimposed on the high-frequency signal received by the antenna unit 11, so that the signal data in the demodulation circuit 15 is extracted by extracting this current value in the signal extraction circuit 1. Extraction can be ensured.
- a non-contact IC card that obtains a power source by rectifying an irradiated high-frequency signal, and extracts signal data superimposed on the high-frequency signal to perform data processing.
- the antenna for inputting the high-frequency signal, a rectifier circuit for rectifying the high-frequency signal received by the antenna to extract a power signal component, and a voltage so that the voltage of the power source generated by the rectifier circuit is constant.
- a voltage control circuit that performs control, a signal extraction circuit that detects an electric current flowing through the rectifier circuit that changes according to signal data superimposed on the high-frequency signal, and generates an extraction signal according to a current value;
- a non-contact IC card comprising: a demodulation circuit that demodulates the extracted signal extracted by a signal extraction circuit into the signal data.
- an antenna receives a high-frequency signal on which predetermined signal data irradiated from the outside is superimposed.
- the high frequency signal received by the antenna is rectified by a rectifier circuit to extract a power signal component and supplied as a power voltage.
- the voltage control circuit performs voltage control to keep the power supply voltage generated by the rectifier circuit constant, and consumes a short-circuit current.
- the signal extraction circuit detects a current flowing through the rectifier circuit and generates an extraction signal corresponding to the current value.
- the current flowing through the rectifier circuit changes according to the signal data superimposed on the high-frequency signal, and the signal data can be extracted by detecting the current change.
- the demodulation circuit demodulates the signal data superimposed on the basis of the extraction signal corresponding to the current flowing through the rectifier circuit generated by the signal extraction circuit.
- the signal is obtained by detecting the change in the current flowing through the rectifier circuit that takes out the high-frequency energy power and generates a DC power supply. Extract data.
- signal data can be reliably extracted without depending on the on-resistance of the rectifier element.
- the signal extraction circuit is provided in a path different from the path through which the power signal is transmitted, the rectification efficiency is not lowered.
- FIG. 1 is a conceptual diagram of an invention applied to an embodiment.
- FIG. 2 is a circuit diagram showing a circuit configuration example in which the current monitor circuit according to the first embodiment of the present invention is arranged.
- FIG. 3 is a waveform diagram showing an example of a signal extraction result by an input signal and a current monitor circuit.
- FIG. 4 is a circuit diagram showing a circuit configuration example of a current monitor circuit according to a second embodiment.
- FIG. 5 is a circuit diagram showing a circuit configuration example of a current monitor circuit according to a third embodiment.
- FIG. 6 is a circuit diagram showing a circuit configuration example of a current monitor circuit according to a fourth embodiment.
- FIG. 7 is a block diagram showing a first application example of the current monitor circuit according to the present embodiment.
- FIG. 8 is a block diagram showing a second application example of the current monitor circuit according to the present embodiment.
- FIG. 9 is a block diagram showing a third application example of the current monitor circuit according to the present embodiment.
- FIG. 10 is a block diagram showing a fourth application example of the current monitor circuit according to the present embodiment.
- FIG. 11 is a block diagram showing a fifth application example of the current monitor circuit according to the present embodiment.
- FIG. 12 is a circuit diagram showing a configuration of a rectifier circuit and a current monitor circuit of a fifth application example.
- FIG. 13 is a block diagram showing a configuration of a general IC card.
- FIG. 14 is a diagram showing an example of the circuit configuration of a conventional IC card antenna section, rectifier circuit, and signal extraction circuit.
- FIG. 15 is a waveform diagram showing an example of a conventional power supply voltage signal and an extraction signal of a signal extraction circuit.
- FIG. 1 is a conceptual diagram of the invention applied to the embodiment.
- the IC card according to the present invention obtains a DC power source from an irradiated high-frequency signal and extracts the same high-frequency signal force signal data, so that the antenna unit 11, the rectifier circuit 12, the charging capacity Ca, the Chantregi It has a ulator 13, a demodulator circuit 15, and a signal extraction circuit (current monitor) 1.
- the antenna unit 11 receives a high-frequency signal on which predetermined signal data is superimposed, and generates an antenna induced voltage VA.
- the high-frequency signal is generated by, for example, an IC card reader / writer device, and subjected to amplitude modulation such as ASK modulation according to the signal data.
- the input voltage VB is generated in the rectifier circuit 12 by a predetermined resistance Ra of the antenna unit 11.
- the rectifier circuit 12 is a circuit that rectifies a high-frequency signal received by the antenna unit 11 and extracts a power signal component.
- the rectifier circuit input voltage VB generated by the antenna unit 11 is VB. Generates power supply voltage VDD1 after rectification.
- As the rectifier circuit a plurality of circuit configurations including diodes are known. In the embodiment, an arbitrary circuit configuration is appropriately selected, and the circuit configuration of the rectifier circuit 12 is not particularly limited.
- the shunt regulator 13 is a voltage control circuit that constantly monitors the voltage so as to keep the power supply voltage VDD1 rectified as a power supply by the rectifier circuit 12 and controls the short-circuit current. Do. In other words, when the voltage is high, control is performed so as to maintain a constant voltage by increasing the short-circuit current. This is mainly for stabilizing fluctuations in the power supply voltage due to the distance from the reader / writer device, but at the same time, it works to stabilize the voltage even when the signal data is amplitude-modulated on the carrier wave and the amplitude fluctuates. To do.
- the demodulation circuit 15 demodulates the signal data based on the extracted signal input from the signal extraction circuit (current monitor) 1.
- the signal extraction circuit (current monitor) 1 detects the current flowing through the rectifier circuit 12, generates an extraction signal corresponding to the current value, and outputs it to the demodulation circuit 15.
- the rectifier circuit 12 rectifies the received high-frequency signal.
- the high-frequency signal is amplitude-modulated according to the signal data, and the rectified current fluctuates accordingly.
- the signal extraction circuit (current monitor) 1 generates an extraction signal for demodulating the signal data by detecting the current value of the current flowing through the rectifier circuit 12.
- a short-circuit current is consumed by the shunt regulator 13 to suppress fluctuations in the power supply voltage after rectification, it corresponds to the signal data “0” and “1” superimposed on the received high-frequency signal.
- the shunt regulator 13 controls the short-circuit current according to the amplitude that changes. For this reason, even when the power supply voltage is kept constant, the current flowing through the rectifier circuit 12 changes according to the signal data. That is, signal data can be extracted by detecting a change in the current flowing through the rectifier circuit 12.
- a signal extraction circuit (hereinafter referred to as a current monitor circuit) according to an embodiment applied to the above-described IC card or the like will be specifically described with reference to the drawings.
- FIG. 2 is a circuit diagram showing a circuit configuration example in which the current monitor circuit according to the first embodiment of the present invention is arranged. The same parts as those in FIG.
- the current monitor circuit 101 of the first embodiment rectifies the output signal of the antenna unit 11.
- the rectifier circuit 121 is connected.
- the rectifier circuit 121 includes a PMOS (Metal Oxide Semiconductor) field effect transistor (hereinafter, referred to as PMOS) PM1.
- PMOS Metal Oxide Semiconductor field effect transistor
- the drain terminal is connected to the connection point with the antenna unit 11
- the source terminal is connected to the charging capacitor Ca and the next-stage shunt regulator 13 (not shown), and the gate terminal and the source terminal are connected to each other.
- the PMOS (PMl) performs rectification by causing a current to flow between the drain and the source when the voltage applied to the drain terminal exceeds the voltage of the source terminal according to the change of the input voltage VB.
- the PMOS (PM2) constituting the current monitor circuit 101 has a drain terminal connected to the connection point between the rectifier circuit 121 and the antenna unit 11, a source terminal connected to the ground terminal, and a gate terminal serving as a rectifier PMOS (PMl) is connected in common.
- PMOS current monitoring PMOS
- PM1 a drain current according to the current flowing through the PMOS (PM1) flows. That is, if the drain current of PMOS (PM2) is extracted, an extracted current signal corresponding to the current value of PMOS (PMl) can be generated.
- the extracted current signal may be converted into a voltage signal and then output to the recovery circuit! ,.
- a high-frequency signal amplitude-modulated according to signal data "0" and “1” is received from the antenna unit 11, and the antenna induced voltage VA1 when the signal data is “0” or the antenna when the signal data is “1”
- the input voltage VB 1 or VB2 corresponding to the induced voltage VA2 is input to the rectifier circuit 121.
- the rectifier circuit 121 extracts the power signal component from the input signal force and generates the power voltage VDD 1.
- the shunt regulator 13 The voltage VDD1 is monitored and the short-circuit current is controlled so that the power supply voltage VDD1 is constant, that is, the output voltage of the rectifier circuit 121 that changes according to the input voltage VB1 of the rectifier circuit 121 or the input voltage VB2 is shortened.
- FIG. 3 is a waveform diagram showing an example of the signal extraction result by the input signal and the current monitor circuit.
- A is an input signal to the current monitor circuit
- B is a waveform diagram of the extracted current signal generated by the current monitor circuit.
- the vertical direction represents the output signal of the rectifier circuit 12, that is, the voltage value of the input signal to the signal extraction circuit (current monitor) 1, and the horizontal direction represents the time axis.
- the white line represents the power supply voltage VDD1.
- the vertical direction indicates the current value of the extracted current signal, and the horizontal direction indicates the time axis.
- Fig. (A) The input voltage value that is the output of the rectifier circuit 12 is a force that changes minutely according to signal data "0" and "1" so that the force is also reduced. Therefore, the power supply voltage VD D1 is kept almost constant. That is, control is performed such that when the voltage is increased by the shunt regulator 13, the short-circuit current is increased, and when the voltage is decreased, the short-circuit current is decreased. Therefore, the extracted current signal extracted according to the current flowing through the rectifier circuit 12 increases as the voltage increases and decreases as the voltage decreases, as shown in FIG. .
- the demodulation circuit 15 that has received such an extracted signal can easily extract the superimposed signal data based on the extracted current signal. Note that the demodulating circuit 15 can extract signal data using a voltage signal corresponding to the extracted current signal.
- the signal extraction circuit (current monitor) 1 detects a current flowing through the rectifying element that constitutes the rectifying circuit 12, so that the signal does not depend on the on-resistance of the rectifying element. Data can be extracted.
- FIG. 4 is a circuit diagram showing a circuit configuration example of the current monitor circuit according to the second embodiment.
- the current monitor circuit 102 rectifies the input voltage VB generated by the antenna unit in response to the antenna-induced voltage, and includes a rectifier circuit 122 including a diode D5 that extracts a power supply signal component. Monitor the current flowing through The current monitor circuit 102 is composed of a PMOS (PM3) connected to the diode D5 constituting the rectifier circuit 122, and the drain terminal of the PMOS (PM3) is connected to the connection point between the anode terminal of the diode D5 and the antenna unit 11, The gate terminal is connected to the force sword terminal of diode D5.
- PMOS PMOS
- FIG. 5 is a circuit diagram showing a circuit configuration example of the current monitor circuit according to the third embodiment.
- the rectifier circuit 122 is common to FIG. 4, and FIG. 5 is a circuit configuration example in which the PMOS of the current monitor circuit shown in FIG. 4 is replaced with an NMOS field effect transistor (hereinafter referred to as NMOS).
- NMOS NMOS field effect transistor
- the NMOS (NMl) constituting the current monitor circuit 103 has a source terminal connected to the power sword terminal of the diode D5 and a gate terminal connected to the anode terminal of the diode D5.
- the NMOS (NM1) of the current monitor circuit 103 is also turned on, and the current flowing to the rectifier circuit 122 is Generate a drain current.
- FIG. 6 is a circuit diagram illustrating a circuit configuration example of the current monitor circuit according to the fourth embodiment.
- FIG. 6 is a configuration diagram in the case where the rectifier circuit 123 shown in FIG. 5 is replaced with a rectifier circuit 123 composed of NMOS (NM2).
- NMOS NMOS
- the NMOS (NM2) constituting the rectifier circuit 123 when the source terminal and the gate terminal are connected to the connection point between the antenna part and the input voltage VB from the antenna part exceeds the voltage applied to the drain terminal, , Operates as a rectifying element for passing current.
- the NMOS (NMl) of the current monitor circuit 103 has a source terminal connected to the drain terminal of the NMOS (NM2) and a gate terminal connected in common to the gate terminal of the NMOS (NM2).
- the NMOS (NMl) of the current monitor circuit 103 is also turned on, and the drain current corresponding to the current flowing through the rectifier circuit 123 Is generated.
- the current monitor circuits 101, 102, and 103 do not have a rectifier element, but monitor the current flowing through the rectifier circuits 121, 122, and 123 that are formed of power supply rectifier elements, and the rectifier circuit 1
- An extraction signal corresponding to the value of the current flowing through 21, 122, 123 is generated and output to the demodulation circuit.
- the signal data superimposed on the power supply signal is adjusted by changing the amplitude according to “0” and “1”.
- a change in the current flowing through the flow circuit is detected and output as an extraction signal to the demodulation circuit. Therefore, the extracted signal can be extracted without depending on the on-resistance of the rectifying element, and both functions of obtaining a stable power supply voltage and reliable demodulation can be satisfied.
- the current monitor circuit of the embodiment is applied to several rectifier circuits.
- the current monitor circuit described below is appropriately configured by circuits such as the current monitor circuits 101, 102, and 103 described above in accordance with the rectifying elements constituting the rectifier circuit.
- FIG. 7 is a block diagram showing a first application example of the current monitor circuit according to the present embodiment.
- the first application example is an example applied to a full-wave rectifier circuit as shown in FIG.
- the first rectifier circuit 12a that rectifies one of the positive and negative AC waveforms output from the antenna unit 11 and the second rectifier circuit 12b that rectifies the other waveform.
- a current monitor circuit is added to each wave rectification circuit.
- a current motor circuit la is connected to the rectifier circuit 12a, and a current monitor circuit lb is connected to the rectifier circuit 12b.
- the outputs of the current monitor circuits la and lb are connected to a demodulation circuit 15 (not shown).
- the current monitor circuit la monitors the current flowing through the rectifier circuit 12a and generates an extracted current signal corresponding to the magnitude thereof.
- the current monitor circuit lb monitors the current flowing through the rectifier circuit 12b and generates an extracted current signal corresponding to the magnitude.
- the generated extracted current signal is output to the demodulation circuit 15.
- FIG. 8 is a block diagram showing a second application example of the current monitor circuit according to the present embodiment.
- the second application example is an example applied to a bridge rectifier circuit, and constitutes a bridge rectifier circuit.
- Each of the rectifier circuits 12c, 12d, 12e, and 12f has a current monitor circuit lc, ld, le, and If attached thereto.
- the current monitor circuit lc is connected to the rectifier circuit 12c
- the current monitor circuit ld is connected to the rectifier circuit 12d
- the current monitor circuit le is connected to the rectifier circuit 12e
- the current monitor circuit If is connected to the rectifier circuit 12f.
- the current monitor circuit lc is the current flowing through the rectifier circuit 12c
- the current monitor circuit Id is the current flowing through the rectifier circuit 12d
- the current monitor circuit le is the current flowing through the rectifier circuit 12e
- the current monitor circuit The path If extracts the current flowing through the rectifier circuit 12f, and outputs the extracted current signal to the demodulator circuit 15.
- FIG. 9 is a block diagram showing a third application example of the current monitor circuit of the present embodiment.
- the third application example is an example applied to a rectifier circuit arranged in parallel, and has a capacitance C3
- the current monitor circuits lh and lg are added to the rectifier circuits 12g and 12h configured in parallel.
- the current monitor circuit lg is connected to the rectifier circuit 12g
- the current monitor circuit lh is connected to the rectifier circuit 12h.
- FIG. 10 is a block diagram showing a fourth application example of the current monitor circuit according to the present embodiment.
- the fourth application example is an example in which the current monitor circuit is applied to a configuration in which the rectifier circuits arranged in parallel in the third application example shown in FIG. 9 are arranged in two stages.
- the rectifier circuit arranged in parallel shown in FIG. 9 has two stages. The first stage is composed of a capacitor C4 and rectifier circuits 12i, 13 ⁇ 4, and the second stage is composed of a capacitor C5 and rectifier circuits 12k, 121.
- the current monitor circuit li is connected to the rectifier circuit 12i
- the current monitor circuit lj is connected to the rectifier circuit 12j
- the current monitor circuit lk is connected to the rectifier circuit 12k
- the current monitor circuit 11 is connected to the rectifier circuit 121.
- the current monitor circuit li is a current flowing through the rectifier circuit 12i
- the current monitor circuit lj is a current flowing through the rectifier circuit 12j
- a current monitor circuit lk is a current flowing through the rectifier circuit 12k
- the current monitor circuit 11 is connected to the rectifier circuit 121.
- Each flowing current is extracted, and each extracted current signal is output to the demodulation circuit 15.
- FIG. 11 is a block diagram showing a fifth application example of the current monitor circuit of the present embodiment.
- the fifth application example is a full-wave rectifier circuit of the first application example shown in FIG. This is an example in which a current monitor circuit is applied to the configuration when the two are parallel.
- Fig. 11 shows a circuit configuration in which the rectifier circuits of the full-wave rectifier circuit shown in Fig. 7 are arranged in parallel.
- the rectifier circuit is composed of a capacitor C6 and rectifier circuits 12m and 12 ⁇ , and the other rectifier circuit is composed of a capacitor C7 and rectifier circuits 12o and 12p.
- the current monitor circuit lm is connected to the rectifier circuit 12m
- the current monitor circuit ln is connected to the rectifier circuit 12 ⁇
- the current monitor circuit lo is connected to the rectifier circuit 12 ⁇
- the current monitor circuit lp is connected to the rectifier circuit 12 ⁇ .
- the current monitor circuit lm is a current flowing through the rectifier circuit 12m
- the current monitor circuit In is a current flowing through the rectifier circuit 12 ⁇
- the current monitor circuit lo is a current flowing through the rectifier circuit 12 ⁇
- the current monitor circuit lp flows through the rectifier circuit 12p
- Each current is extracted, and each extracted current signal is output to the demodulation circuit 15.
- FIG. 12 is a circuit diagram showing the configuration of the rectifier circuit and the current monitor circuit of the fifth application example.
- FIG. 12 shows the circuit configuration of the rectifier circuits 12n, 12m, 12o, and 12p and the current monitor circuit lp that monitors the current flowing through the rectifier circuit 12p.
- the current monitor circuit ln, lm, lo as in the current monitor circuit 1 p, a circuit configuration in which a PMOS or NMOS is connected so that a drain current corresponding to the current flowing through the corresponding rectifier circuit 12n, 12m, 12 ⁇ flows. Is taken.
- Capacitor C6 rectifier circuit 12m composed of NMOS, and rectifier circuit 12 ⁇ composed of PMOS arranged in parallel with rectifier circuit 12m rectify either the positive or negative waveform of the AC waveform. Further, the rectifier circuit 12 ⁇ composed of the capacitor C7, the PMOS, and the rectifier circuit 12 ⁇ composed of NMOS arranged in parallel with the rectifier circuit 12 ⁇ perform rectification of the other waveform.
- the source terminal is connected to the NMOS drain terminal of the rectifier circuit 12p, and the gate terminal is commonly connected to the NMOS gate terminal and the source terminal of the rectifier circuit 12p.
- the current monitor circuit is connected to each element of the rectifier circuit, the current flowing through the element of each rectifier circuit is extracted, and the extracted current signal is output to the demodulator circuit 15.
- the demodulating circuit 15 extracts a current that flows through the rectifier circuit that extracts the power signal component. Demodulation is performed using the extracted current signal generated by the Nita circuit. That is, the signal data is demodulated based on the extracted current signal corresponding to the magnitude of the current value flowing through the rectifier circuit that changes according to the amplitude that changes according to the signal data “0” and “1” received by the antenna.
- the current monitor circuit described above is not limited to an IC card, but may be applied to a non-contact data carrier that performs power generation and signal data extraction to be irradiated, such as an ID tag. it can.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Signal Processing (AREA)
- Near-Field Transmission Systems (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-287608 | 2004-09-30 | ||
JP2004287608 | 2004-09-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006038314A1 true WO2006038314A1 (ja) | 2006-04-13 |
Family
ID=36142403
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2005/002406 WO2006038314A1 (ja) | 2004-09-30 | 2005-02-17 | 信号抽出回路および非接触icカード |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2006038314A1 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007148401A1 (ja) * | 2006-06-22 | 2007-12-27 | Hitachi, Ltd. | 整流回路及びそれを用いた無線通信装置 |
JPWO2007063589A1 (ja) * | 2005-11-30 | 2009-05-07 | 富士通株式会社 | 信号抽出回路 |
CN104462848A (zh) * | 2014-12-24 | 2015-03-25 | 南车株洲电力机车研究所有限公司 | 轨道直流供电系统短路故障数学建模及短路电流确定方法 |
CN104604149A (zh) * | 2012-09-07 | 2015-05-06 | 德克萨斯仪器股份有限公司 | 基于场的通信的电路和方法 |
CN104657618A (zh) * | 2015-03-06 | 2015-05-27 | 南车株洲电力机车研究所有限公司 | 一种牵引变电所解列故障建模方法及解列电压确定方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002506259A (ja) * | 1998-03-03 | 2002-02-26 | インフィネオン テクノロジース アクチエンゲゼルシャフト | 振幅変調された信号を非接触で受信するデータ担体 |
-
2005
- 2005-02-17 WO PCT/JP2005/002406 patent/WO2006038314A1/ja active Application Filing
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002506259A (ja) * | 1998-03-03 | 2002-02-26 | インフィネオン テクノロジース アクチエンゲゼルシャフト | 振幅変調された信号を非接触で受信するデータ担体 |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2007063589A1 (ja) * | 2005-11-30 | 2009-05-07 | 富士通株式会社 | 信号抽出回路 |
JP4574683B2 (ja) * | 2005-11-30 | 2010-11-04 | 富士通株式会社 | 信号抽出回路 |
WO2007148401A1 (ja) * | 2006-06-22 | 2007-12-27 | Hitachi, Ltd. | 整流回路及びそれを用いた無線通信装置 |
CN104604149A (zh) * | 2012-09-07 | 2015-05-06 | 德克萨斯仪器股份有限公司 | 基于场的通信的电路和方法 |
CN104462848A (zh) * | 2014-12-24 | 2015-03-25 | 南车株洲电力机车研究所有限公司 | 轨道直流供电系统短路故障数学建模及短路电流确定方法 |
CN104657618A (zh) * | 2015-03-06 | 2015-05-27 | 南车株洲电力机车研究所有限公司 | 一种牵引变电所解列故障建模方法及解列电压确定方法 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4822588B2 (ja) | 情報処理装置および情報処理デバイス | |
JP4314258B2 (ja) | 整流回路およびこれを用いた無線通信装置 | |
JP2023029924A (ja) | 無線受電装置、無線給電装置、無線電力伝送システム、及び無線受電装置の過大磁界保護方法 | |
EP2235839B1 (en) | Near field rf communicators | |
US7424265B2 (en) | Rectifier circuit and radio communication device | |
CN101714220B (zh) | 半导体集成电路和使用它的ic卡 | |
US7876150B2 (en) | ASK demodulator, communication module, communication device, and ASK demodulation method | |
JP3784271B2 (ja) | 半導体集積回路とこれを搭載した非接触型情報媒体 | |
JP5563346B2 (ja) | 送電装置及びそれに用いられる波形モニタ回路 | |
JP4574683B2 (ja) | 信号抽出回路 | |
US6659352B1 (en) | Semiconductor integrated circuit, a contactless information medium having the semiconductor integrated circuit, and a method of driving the semiconductor integrated circuit | |
CN1332351C (zh) | 非接触ic卡 | |
US10056787B2 (en) | Rectifier circuit, and contactless power supply device | |
WO2006038314A1 (ja) | 信号抽出回路および非接触icカード | |
JP2003296683A (ja) | 非接触icカード | |
JP2001125653A (ja) | 半導体集積回路、当該半導体集積回路を搭載した非接触型情報媒体、及び半導体集積回路の駆動方法 | |
US6262903B1 (en) | Direct-current power supply circuit having control sections with at least one control section having priority over another control section | |
JP5479185B2 (ja) | 半導体装置および非接触データキャリア | |
US6828853B2 (en) | Wide dynamic range demodulator for smart cards or contactless tickets | |
JP2005293597A (ja) | 半導体集積回路とこれを搭載した非接触型情報媒体 | |
Zuriarrain et al. | A CMOS low frequency analog RFID front-end for the IoT | |
JP5786194B2 (ja) | 非接触電子装置 | |
WO2006117834A1 (ja) | 半導体装置及びicカード |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |