WO2006007785A1 - Circuit et procede de commande de basculement entre modes active et veille - Google Patents
Circuit et procede de commande de basculement entre modes active et veille Download PDFInfo
- Publication number
- WO2006007785A1 WO2006007785A1 PCT/CN2005/001067 CN2005001067W WO2006007785A1 WO 2006007785 A1 WO2006007785 A1 WO 2006007785A1 CN 2005001067 W CN2005001067 W CN 2005001067W WO 2006007785 A1 WO2006007785 A1 WO 2006007785A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- board
- signal
- standby
- master
- main
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
- G06F13/4295—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using an embedded synchronisation
Definitions
- the invention relates to a backup technology of a communication system, in particular to an active/standby switching control circuit and a control method thereof in a 1+1 backup system.
- a redundancy mechanism of 1+1 backup is usually applied to the key boards in the system design.
- 1+1 backup means that in one system, two identical boards work at the same time, one for the main and the other for the standby.
- On the service level only the board in the active state performs service processing and implements the related bus control functions.
- the board in the standby state does not participate in service processing and does not implement the bus control function.
- the board in the active state When the board in the active state is faulty, the board will be transferred to the standby state for fault processing. This is called the backup. In this case, the board that is in the standby state will be transferred to the active state for service processing and implementation.
- the related bus control function also known as the upgrade, minimizes the negative impact of the failure of a single board on the normal operation of the entire system, and greatly improves the overall reliability of the system.
- Figure 1 shows the basic framework for the active/standby switchover control of two boards in the 1+1 sub-system. It can be seen from FIG. 1 that the master/replacement control circuits 111 and 121 of the two boards 110 and 120 participating in the backup communicate with each other through the backplane 100 to coordinate the active/standby switching control of the two boards. .
- FIG. 2 shows the base The active/standby switching control circuit of the RS trigger model.
- the NAND gate A 211 on the board A 210 and the NAND gate B 221 on the board B 220 pass through the back board 200 to form an RS flip-flop.
- the ACT-A and ACT-B signals are the primary and backup status indication signals of the board A210 and the board B 220, respectively, where 0 indicates the active state and 1 indicates the standby state; CONT-A and CONT-B respectively For the control signals of board A and board B, if the signal is 0, the board is forced to enter the standby state. If the signal is 1, the board is allowed to go up.
- the main control signal of the board and the main standby status indication signal of the board are input as the input terminals of the NAND gates 211 and 221, and The output of the gate is the main standby status indication signal of the board.
- the input of the NAND gate A211 is the main standby control signal CONT-A of the board and the main standby status indication signal ACT-B of the board B 220, and the output thereof is the main standby state of the board.
- Indicator signal ACT-A is the main standby control signal CONT-A of the board and the main standby status indication signal ACT-B of the board B 220, and the output thereof is the main standby state of the board.
- Indicator signal ACT-A is the main standby control signal CONT-A of the board and the main standby status indication signal ACT-B of the board B 220, and the output thereof is the main standby state of the board.
- Indicator signal ACT-A is the main standby control signal CONT-A of the board and the main standby
- the system sets the active and standby control signals CONT on both boards to 0. Therefore, the primary and secondary status indication signals ACT-A and ACT of the two boards that have been operated by the NAND gate are also ACT-A and ACT.
- -B is 1 , that is, the initial states of the two boards 210 and 220 are all in the standby state.
- the control signal CONT of the ready-made board is set to 1, which allows the board to be transferred from the standby state to the standby state.
- Main state At this time, if the board detects that the main standby status indication signal of the board is still 1, the main standby status indication signal ACT of the board NAND gate output is 0, indicating that the board enters the main state, that is, the main unit.
- the system can set the master/slave control signal CONT of the board to 0 to force the board to be down and wait for fault processing. At this time, the primary and backup status indication signals of the board become 1. Since the ready-to-use standby but not control signal CONT is also set to 1, the board in the standby state can be upgraded to ensure the service of the system. Without interruption, the reliability of the system is improved. It should be noted that, as shown in FIG. 2, the primary standby status indication signal transmitted to the board on the board A 210 and the board B 220 is pulled up by the resistor 212 and the resistor 222 to ensure the primary standby status indication signal. It is high when the board is not in place.
- the above-mentioned RS-trigger-based active/standby switching control circuit can implement the primary and backup switching control of two boards, but the following problems occur:
- the above-mentioned RS-trigger-based active/standby switching control circuit is a combined circuit, and the control signal is burred. It is easy to cause an error in the transition of the active/standby switchover state. For example, when the board A210 is used as the main board and the board B 220 is in standby, if the main standby status indication signal ACT-A of the board A 210 has a high level glitch, the board B 220 is triggered to enter the main state. As a result, the board A 210 is downgraded, and the main standby is reversed. This phenomenon is not allowed by the 1+1 backup system.
- the input signal should be processed by filtering glitch.
- the self-locking function must be added to the active/standby switching control circuit to ensure When the main board is working normally, the active and standby boards of the standby board should not be affected by the active and standby status of the standby board. That is, once a board is used for the main use, unless the board itself is abnormally forced to drop or receives a backup command from the superior, the other board must not be downsized.
- the conventional R-S flip-flop based active/standby switching control circuit is improved.
- a signal filtering glitch circuit and a self-locking function circuit are added, and a clock signal is introduced, and the combination logic is used instead of the combination logic to realize the control of the primary standby switching, and the filter glitch is added to the main standby indication signal from the board. , filter out burrs, avoid the occurrence of the main and standby mis-switching phenomenon.
- FIG. 3 shows an improved active/standby switching control circuit.
- the circuit is a main control circuit of a single board in the 1+1 backup system.
- the improved active/standby switching control circuit filters the input signal by using the clock signal CLK and the reset signal of the board. Burr handling.
- the circuit mainly comprises two modules: a signal filtering glitch module 302 and a main standby processing module 301.
- the signal filtering glitch module 302 receives the main standby state indication signal ACT-B from the board, the clock signal CLK of the board, and the reset signal of the board, on the rising edge or the falling edge of the board clock signal CLK and the board
- the reset signal is invalid, that is, when the board is not reset
- the main standby state indication signal ACT-B of the board is subjected to filter glitch processing to prevent the master/slave error switching due to the glitch of the board main standby state indication signal ACT-B. And outputting the filter glitch processed board main standby status indication signal ACT-B to the main standby processing module 301.
- the main standby processing module 301 receives the filter glitch processed board main standby state indication signal ACT-B output by the signal filtering glitch module 302, the clock signal CLK of the board, the reset signal of the board, and the main board control signal CONT of the board. On the rising or falling edge of the clock signal of this board, judge the reset signal of the board, the main and standby control signals CONT, and the main standby status indication signal ACT-B of the board. If the board reset signal, active/standby control The signal CONT and the main standby status indication signal ACT-B of the board are invalid, that is, the board is upgraded when the board is neither reset nor raised, and the board is not upgraded.
- This module outputs the main standby status indication signal ACT-A of the board. This signal is output to other modules of the board on the one hand, and is output to the active/standby switching control circuit of the board on the other hand.
- the above-mentioned clock signal CLK of the present board implements the timing control of the active/standby switching control circuit, that is, the main standby processing module 301 and the signal filtering glitch module 302 in the active/standby switching control circuit are both raised or falling by the clock signal CLK of the board. trigger.
- the reset signal of this board is used to indicate whether the board is in the reset state. If the board is reset, the main standby switching control circuit shown will force the board to be in the standby state.
- the board's active and standby control signals, CONT are used to indicate whether the board is forced to be in standby state.
- the improved active/standby switching control circuit shown in Figure 3 works as follows:
- the active/standby control signal CONT or reset signal of the board will force the board to be in the standby state.
- the board's active and standby control signals CONT and reset signal will indicate that the board can be upgraded.
- the main standby processing module 301 in the active/standby switching control circuit detects the board main standby state indication signal ACT-B' after filtering the glitch, and if the board is in the standby state, the board is upgraded; In the active state, the board remains in standby until the board is actively provisioned.
- a self-locking function circuit (not shown) is added, and the self-locking function circuit ensures that once the board is upgraded, the main standby state indication signal to the board will be It will not affect the main state of the board, unless the board is actively reduced due to faults or abnormalities, that is, any state of the board will not cause the board to be reduced.
- the primary standby switching control circuit shown in FIG. 3 implements the primary standby switching control of the 1+1 backup system, and the signal glitching module is added and the sequential logic is applied, which can overcome the The master-slave error switching phenomenon caused by the glitch of the control signal in the active/standby switching control circuit of the RS flip-flop.
- the method also has the following problems: Since the timing logic is introduced in the solution, the two boards shown in FIG. 2 are inevitably: the board A and the board B are identified for the primary standby state of the board. Delayed. For example, if board A is used at time t0, board B can only recognize that board A is in the active state at time t0+T, where T is the primary standby status indication signal and arrives at the board through physical transmission and digital processing. And is recognized by the board for the time required.
- the board B considers that the board A is in the standby state, so the board B may also rise, and because the board A and The board B has a self-locking function. If the board B is upgraded, the board A and the board B are in the active state at the same time. This double master conflict is not allowed in the design of the 1+1 backup system.
- the time to to tO+T is the time that may lead to dual masters, also known as the dual master collision domain.
- the improved primary and standby switching control circuit shown in FIG. 3 overcomes the operation shown in FIG.
- the master-slave switching control circuit has the problem of master-slave error switching, but at the same time brings the problem of double master conflict, which is also not allowed by the 1+1 backup system. Summary of the invention
- an object of the present invention is to provide an active/standby switching control circuit that solves the problem of dual master conflicts that may occur in the prior art.
- the invention discloses an active/standby switching control circuit, which comprises a main standby processing module for performing primary and standby switching control and an assistant reservation processing module for performing a master reservation control.
- the owner reservation processing module receives the boarding assistant reservation instruction signal of the board, and determines the boarding assistant reservation instruction signal of the board, and if the board owner's reservation instruction signal is invalid, the board upgrades the master reservation. And outputting the upgrade request signal of the board to the main standby processing module and the active/standby switching control circuit of the board;
- the main standby processing module receives the promotion reservation instruction signal of the board output by the promotion reservation processing module, and if the board promotion main reservation instruction signal remains valid for a predetermined time, the board is controlled to be upgraded, and the board is output. Primary standby status indication signal.
- the mode-up reservation processing module of the present invention further receives the clock signal of the board, and judges the boarding main reservation instruction signal of the board on the valid edge of the clock signal;
- the primary standby processing module further receives the clock signal of the board, and determines the promotion reservation indication signal of the board on the valid edge of the clock signal of the board.
- the upgrade master reservation processing module of the present invention further receives the reset signal of the board, and when the reset signal of the board is valid, setting the board upgrade master reservation indication signal is invalid;
- the main standby processing module further receives the reset signal of the board, and when the reset signal of the board is valid, setting the board upgrade instruction signal is invalid.
- the upgrade main reservation processing module of the present invention further receives the clock signal of the board and the reset signal of the board, and when the reset signal of the board is valid, setting the board main reservation instruction signal is invalid. And determining, according to the valid edge of the clock signal of the board, the rising main reservation instruction signal of the board; the main standby processing module further receiving the clock signal of the board and the reset signal of the board, and setting when the reset signal of the board is valid.
- the main standby status indication signal of the board is invalid, and the rising main reservation indication signal of the board is judged on the valid edge of the clock signal of the board.
- the circuit of the present invention further includes a signal filtering glitch module that receives an upgrade request indication signal from the pair of boards, performs a glitch processing on the singer's reservation indication signal from the board, and filters the burr-treated board
- the assistant reservation instruction signal is output to the promotion reservation processing module;
- the step-up reservation processing module determines the riser reservation instruction signal of the board, and determines the leader reservation instruction signal of the board subjected to the filter glitch processing.
- the signal filtering glitch module of the present invention further receives the clock signal of the board and the reset signal of the board, and filters the rising main reservation indication signal from the board when the valid edge of the board clock signal and the board reset signal are invalid.
- the burr is processed, and the filtered burr-treated board-up main reservation instruction signal is output.
- the circuit of the present invention further includes a slot number detecting module, the module receives the slot number of the board from the backplane, determines the priority of the board according to the slot number of the board, and outputs the priority indication signal of the board to the main board.
- a slot number detecting module receives the slot number of the board from the backplane, determines the priority of the board according to the slot number of the board, and outputs the priority indication signal of the board to the main board.
- the primary standby processing module further adjusts the predetermined time based on a priority indication signal.
- the slot number detecting module of the present invention further receives the clock signal of the board and the reset signal of the board, and determines the priority of the board according to the slot number of the board when the valid edge of the clock signal of the board is invalid and the reset signal of the board is invalid. Level, and output the board priority indication signal.
- the upgrade master reservation processing module of the present invention further receives the master/slave control signal of the board, and sets the board upgrade master reservation indication signal to be invalid when the master/slave control signal of the board is valid.
- the primary standby processing module of the present invention further receives the active/standby control signals of the board, and is in the present When the board master/slave control signal is valid, the main standby status indication signal of this board is invalid.
- the moderator reservation processing module of the present invention further receives the main standby state indication signal output by the main standby processing module, and sets the board upgrade master reservation indication signal to be valid when the main standby state indication signal of the board is valid.
- the active/standby switching control method of the present invention includes the following steps:
- step b the board is set to the standby state, and then the process ends;
- the method of the present invention is triggered by the valid edge of the clock signal of the board.
- the valid edge of the clock signal of the board is: a rising edge or a falling edge of the clock signal of the board.
- the method for determining whether the board is ready includes:
- A2. Determine whether the board can be used. If yes, the board is ready; otherwise, the board is not ready.
- the method for determining whether the board is in the reset state is as follows: detecting the reset signal of the board, if the reset signal is valid, the board is in a reset state.
- the method for determining whether the board can be used as the main part is as follows: detecting the active/standby control signals of the board. If the active/standby control signals are invalid, the board can be used.
- the step c further includes: determining the priority of the board, and if the priority of the board is high, directly raising the master, and then ending the process; otherwise, performing Step d.
- the method for setting the priority of the board in the present invention is as follows: The priority of the board is set according to the slot number of the board on the backplane in advance;
- the method for determining the priority of the board is as follows: The priority of the board is determined according to the slot number of the board on the backplane.
- the method of the present invention sends an upgrade request indication signal to the opposite board after the board is upgraded or the owner is upgraded, and the board is instructed to make an appointment;
- the method for determining whether the board can be upgraded according to the step a is: detecting the board-up main reservation instruction signal sent to the board by the board, if the signal indicates that there is no appointment for the board, the board can be upgraded. Master Appointment; If the signal indicates that the board has been upgraded, the board cannot be upgraded.
- the predetermined time described in step b is three times the time when the board's main reservation instruction signal is physically and digitally processed to reach the board and be recognized by the board.
- step b after the board is upgraded, the main state is self-locked, and the main state is maintained.
- the primary and backup switching control circuit and method shown in the present invention employs a master reservation mechanism, that is, the board must first make an appointment before the promotion, and can only be promoted after the reservation is successful. This can effectively avoid the double master conflict problem in the prior art and enhance the reliability of the system.
- the present invention also adds a priority mechanism, that is, if the priority of the board is higher, the direct upgrade is performed without waiting for reservation; and if the priority of the board is lower, waiting for a certain time, if During this period of time, if there is no appointment for the board, the reservation is successful, and the board is upgraded; if the board is upgraded during this time, the board fails to make an appointment, and the standby status is not maintained. change. This can prevent the increase of control complexity caused by multiple arbitrations and the possible state oscillation phenomenon, and the P strip has low control complexity.
- Figure 1 shows the basic framework of the active/standby switchover control of two boards in a 1+1 backup system.
- Figure 2 shows the active/standby switchover control circuit based on the R-S trigger model.
- Figure 3 shows the improved active/standby switching control circuit
- FIG. 4 is a schematic diagram of an active/standby switching control circuit according to the present invention.
- FIG. 5 is a timing diagram of input and output signals in the active/standby switching control circuit according to the present invention
- FIG. 6 is a flowchart of an active/standby switching control method according to a preferred embodiment of the present invention. Mode for carrying out the invention
- the present invention uses a single board upgrade reservation mechanism, that is, the board must first make an appointment before the promotion, and only after the reservation is successful. Can be promoted.
- the present invention also adds a single board upgrade master reservation indication signal as a handshake signal for communication between the two boards, and the main standby state indication signal of the board is no longer used for handshake communication of the two boards. It is only used for control and status indication inside the board.
- the above-mentioned promotion reservation mechanism must ensure that a board can make an appointment for the promotion only if it detects that there is no appointment for the board. If it is detected that the board has been upgraded, No promotion appointment will be made.
- the present invention discloses an active/standby switching control circuit.
- Figure 4 shows the active/standby switching control circuit of the present invention.
- the main control circuit of the present invention mainly includes a signal filtering glitch module 401, a rising main reservation processing module 402, a main standby processing module 403, and a slot number detecting module 404.
- the signal filtering glitch module 401 receives the assistant reservation instruction signal from the board TRY-B, the clock signal CLK of the board and the reset signal of the board, when the valid edge of the clock signal CLK of the board, for example, the rising edge or the falling edge, and the reset signal of the board is invalid, that is, when the board is not reset,
- the booster reservation instruction signal TRY-B from the board is subjected to filter glitch processing to prevent the master/slave erroneous switching due to the glitch of the board main standby state indication signal, and the module outputs the filtered glitch processing board for the master reservation.
- the indication signal TRY-B is sent to the master reservation processing module 402.
- the main reservation processing module 402 receives the board-up reservation instruction signal TRY-B outputted by the signal filtering glitch module 401, the main standby status indication signal ACT-A output by the main standby processing module 403, the clock signal CLK of the board, The reset signal of the board and the main and standby control signals CONT of the board; on the rising or falling edge of the clock signal CLK of the board, first determine the reset signal of the board and the main control signal CONT, if the board reset signal or the active/standby control signal CONT is valid, that is, if the board is reset or the board is forced to be used, the board cannot be upgraded. If both signals are invalid, then the board's main standby status indication signal ACT-A is judged.
- the board status indication signal ACT-A Valid that is, the board has been upgraded
- the board must be in the state of the appointment of the master; otherwise, the decision of the assistant reservation instruction signal TRY-B from the board is judged, if the board of the board is reserved for the instruction indication signal TRY-B 'Invalid, that is, there is no appointment for the board, then the board is controlled.
- the module outputs the main standby instruction signal TRY-A of the board to the main standby processing module 403 and the main standby switching control circuit to the board.
- the slot number detecting module 404 receives the slot number indication signal of the board from the backplane, the clock signal CLK of the board, and the reset signal of the board, and detects the slot number of the board on the backboard.
- the rising edge or falling edge is invalid and the reset signal of the board is invalid, that is, when the board is not reset, the priority of the board is determined according to the slot number of the board, and the priority indication signal of the board is output to the main standby processing module 403. ;
- the main standby processing module 403 receives the upgrade request indication signal TRY-A of the board output by the upgrade main reservation processing module 402, and the priority indication letter of the board output by the slot number detection module 404. No., the clock signal CLK of the board, the reset signal of the board, and the main control signal CONT of the board, on the rising edge or the falling edge of the clock signal CLK of the board, if the board rises the main reservation indication signal TRY-A at the predetermined time
- the main board remains active and the reset signal of the board is invalid, that is, the board has been upgraded to the master and the board is not upgraded for a predetermined time, then the board is controlled.
- the main standby processing module 403 can take priority according to the board.
- the level indication signal adjusts the above predetermined time to ensure that the board can be immediately upgraded when the priority of the board is high, and no reservation is required.
- the module outputs the main standby status indication signal of the board to the main reservation processing module 402 and other modules of the board.
- the clock signal CLK of the board is used as an input signal to realize timing control of the four-part circuit, so that the logic function of the main standby switching control circuit is triggered by the rising edge or the falling edge of the clock of the board.
- the reset signal of the board is input as a control signal to the four modules of the active/standby switching control circuit shown to indicate whether the board is in the reset state. If the board is reset, the active/standby switching control circuit will force the board to be down or Keep it in standby.
- the function of the active/standby control signal CONT of the board is the same as that of the active/standby control signals of the board in the prior art, which is used to indicate whether the board is forced to the standby state.
- the signal filtering glitch module is implemented in the same manner as the signal filtering glitch module of the prior art active/standby switching control circuit.
- the slot number detecting module is configured to detect the slot number of the board, determine the priority of the board, and output the priority indication signal to the primary standby processing module 403.
- the priority mechanism of the present invention is as follows: A board with a higher priority can be preferentially upgraded, and no reservation waiting is required, that is, when a board with a higher priority is upgraded, the board can be upgraded immediately; , must wait for a certain period of time after the appointment of the lord, if there is no appointment for the board during this time, the appointment is successful, the board is upgraded; if during this time If the board is upgraded, the reservation fails, and the board remains in the standby state.
- the method for determining the priority of the board is as follows:
- the board with the slot number is an odd number, and the board with the even slot number has a lower priority.
- the premise of the above-mentioned priority setting method is to ensure that the slot numbers of the two boards cannot be odd at the same time or even numbers at the same time.
- the active/standby switching control circuit of the present invention is not limited to the method for determining the priority of the board by using the slot number of the detecting board, that is, the slot number detecting module is only the active/standby switching control circuit of the present invention.
- the method of the present invention can also use other methods for setting the priority of the board, such as setting the priority of the board in advance.
- the active/standby switching control circuit of the present invention retains the prior art self-locking function (not shown in FIG. 4), and the self-locking function ensures the primary standby state of the board once the board is upgraded.
- the indicator signal will not affect the main state of the board, unless the board is actively reduced due to faults or abnormalities, that is, any state of the board will not cause the board to be reduced.
- the active/standby control signal CONT or reset signal of the board is valid, which will force the board to be in standby state.
- the main reservation processing module 402 will detect the board-up main reservation instruction signal output by the signal filtering glitch module 401. TRY-B', if there is no promotion reservation for the board, the board performs the promotion reservation, and outputs the board upgrade main reservation instruction signal TRY-A to the main standby processing module 403 and the active/standby switching control circuit of the board. ;
- the priority indication signal of the board outputted by the slot number detecting module 404 is detected. If the priority of the board is higher, the board is directly upgraded without performing Waiting for an appointment; if the priority of this board is low, wait for a certain The time, if during this time, there is no appointment for the board, the reservation is successful, the board is upgraded; if the board is upgraded during this time, the board upgrade fails. Keep the standby state unchanged;
- the board will remain in the active state until the board's active and standby control signals CONT force the board to be down.
- the board in the active state If the board in the active state is working abnormally or fails, you can force the board to go through the active and standby control signals CONT of the board and wait for the fault. At this time, the board in standby mode can be upgraded to ensure that the system business will not be interrupted.
- the primary and backup switching control circuit shown in Fig. 4 can implement the primary and backup switching control of the 1+1 backup system.
- FPGAs field programmable gate arrays
- Fig. 5 shows the timings of input and output signals of the main control circuit of the present invention.
- the signal timing shown in FIG. 5 is measured in the time interval from time 0 to time 4T, and it is assumed that the priority of the board A including the active/standby switching control circuit is higher than the priority of the board B, and The two boards are not reset during the period.
- the time interval T is the time required for the main reservation instruction signal to reach the board and be recognized by the board after physical transmission and digital processing.
- TRY-A and TRY-B respectively indicate the main reservation instruction signal on the board A and the board B.
- the low level indicates that the board is for the master reservation, and the high level indicates that the board has no promotion reservation;
- ACT-A and ACT-B indicate the primary and backup status indicators on board A and board B, respectively. No. Low indicates that the board is in the main state, and high level indicates that the board is in the standby state;
- TRY-A indicates the signal that the board's AUX reservation indication signal reaches the board B.
- the signal is the same as the TRY-A waveform, but has a T time delay.
- TRY-B indicates the signal that the board's assistant reservation indication signal reaches the board A.
- the signal is the same as the TRY-B waveform, but it also has a T time delay.
- the board does not have a master reservation; the board B is ready after power-on, and detects the board-up reservation instruction signal TRY-A of the board A is high. Level, then the master reservation is made at time T, that is, the main reservation instruction signal TRY-B is set to a low level. Since the priority of the board B is low, the board B cannot be directly raised, and it is necessary to wait for a period of time. Therefore, the board B enters the reservation waiting state.
- the board-receiving reservation instruction signal TRY-B of the board B reaches the board A at the time of 2T. Therefore, the board A does not know that the board B has made the promotion reservation before the 2T time. Therefore, in the 0 to 2T time interval, at the latest 2T, if the board A is ready, the board A can make an appointment, and since the board A has a higher priority, no reservation waiting is required, so The board A will be directly upgraded at the same time as the appointment of the master. As shown in Figure 5, the board A picks up the master reservation and raises the master at the same time.
- the board B has detected that the board A has been upgraded in the 2T ⁇ 3T time interval, and the board B has failed to make a reservation, that is, the board A is used for the main board and the board B is reserved.
- the board is used for the main board and the board B is reserved.
- board B can detect that board A has made a master reservation at time T and does not perform the master reservation operation.
- the board B can detect that the board A has been upgraded in the T ⁇ 2T time interval, which will result in the board. B-up master appointment failed. If the board A does not rise in the 0 to 2T time interval (this is not shown in Figure 5:), then after 2 ⁇ , it can be detected that the board has been upgraded, so it will not be at 2 ⁇ . The main operation will be carried out later.
- the wait time is set to 3T.
- the invention also discloses a method for master/slave switching control, which adopts a reservation mechanism and a priority policy to solve the double master conflict problem.
- FIG. 6 shows the flow of an active/standby switching control method in accordance with a preferred embodiment of the present invention.
- the priority of the board needs to be determined in advance.
- the method for determining the priority of the board is various.
- the system may be randomly specified in advance or determined according to the slot number of the board. .
- the method for setting the priority of the board in the embodiment shown in FIG. 6 is: determining the priority of the board according to the slot number of the board on the backboard. For example, if the slot number is an odd number, the priority is If the slot number is even, the priority is low. You can also set the slot number to an even number. The priority of the board is set to high, and the priority of the board with the odd slot number is set to low.
- the method of the present invention is triggered by the rising or falling edge of the clock signal of the board.
- the active/standby switching control method of the present invention mainly includes the following steps:
- step 601 After the board is powered, proceed to step 601;
- Step 601 Determine whether the board is in a reset state, and if yes, go to step 608; otherwise, go to step 602;
- Step 602 Determine whether the board is available for the main use, and if yes, perform step 603; no, "J, perform step 608;
- the method for judging whether the board can be used for the main purpose is: detecting the main control signal CONT of the board. If the main control signal CONT of the board indicates that the board can be used for the main use, the board can be used for the main purpose; The signal CONT indicates that the board is forced to be used, and the board cannot be used for the main purpose;
- Step 603 Determine whether the board has been upgraded, if yes, go to step 608; otherwise, go to step 604;
- the board since the board is valid after setting the master's reservation, the board's main reservation signal is valid. Therefore, the board can determine whether the board has been raised by detecting the board's assistant reservation instruction signal. Master appointment
- Step 604 Determine the priority of the board, if it is high, go to step 607; otherwise, go to step 605;
- Step 605 The board is upgraded to the master, and then step 606 is performed;
- Step 606 Maintain the standby state 3T time, and check whether the board has been upgraded, if yes, go to step 608; otherwise, go to step 607;
- Step 607 Set the board as the main state, and then end the process; In this step, after the board is upgraded, the board will also set its output to the board's master reservation signal. After the board is upgraded, the board must also make an appointment.
- Step 608 Set the board to the standby state, and then end the process.
- the above method retains the self-locking function of the prior art, that is, once the board is upgraded, the board will remain in the main state until the board is reset or the board's active/standby control signal CONT forces the board to be down.
- the active board is faulty or fails, you can use the active/standby control signals of the board to force the board to be down.
- the board in standby mode can be upgraded to ensure that the system services are not interrupted.
- the method of the present invention introduces a master reservation mechanism and a priority policy, which can effectively avoid the double master conflict problem.
- the active/standby switching control circuit and method of the present invention retains the prior art sequential logic and self-locking functions, thereby avoiding the occurrence of active/standby error switching, and on the basis of the prior art.
- the priority reservation mechanism and the priority policy are added, which effectively avoids the double master conflict caused by the delay of the recognition of the board's primary standby state by the two boards, thereby enhancing the 1+1 backup system. reliability.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200410070886.3 | 2004-07-23 | ||
CNB2004100708863A CN100370701C (zh) | 2004-07-23 | 2004-07-23 | 一种主备倒换控制电路及其控制方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006007785A1 true WO2006007785A1 (fr) | 2006-01-26 |
Family
ID=35784873
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2005/001067 WO2006007785A1 (fr) | 2004-07-23 | 2005-07-18 | Circuit et procede de commande de basculement entre modes active et veille |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN100370701C (zh) |
WO (1) | WO2006007785A1 (zh) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103513593A (zh) * | 2013-10-08 | 2014-01-15 | 潍柴动力股份有限公司 | 在双控制器场景中实现控制的方法和装置 |
WO2017124577A1 (zh) * | 2016-01-20 | 2017-07-27 | 邦彦技术股份有限公司 | 基于fpga的主备板卡在位自动检测及切换的系统及方法 |
CN109920370A (zh) * | 2019-04-17 | 2019-06-21 | 东莞阿尔泰显示技术有限公司 | 一种新型led显示屏系统备份电路及其控制方法 |
CN112751753A (zh) * | 2019-10-31 | 2021-05-04 | 中兴通讯股份有限公司 | 一种保护单板主备状态的方法和通信设备 |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102769522A (zh) * | 2012-08-07 | 2012-11-07 | 北京东土科技股份有限公司 | 一种框式设备主备倒换方法及系统 |
CN109164787A (zh) * | 2018-08-31 | 2019-01-08 | 杭州和利时自动化有限公司 | 一种模拟量信号采集装置 |
CN112486882B (zh) * | 2020-12-15 | 2023-05-26 | 安徽皖通邮电股份有限公司 | 一种背板上单板信号的复用装置的复用方法 |
CN113312089B (zh) * | 2021-07-06 | 2023-06-16 | 浙江亿邦通信科技有限公司 | 低成本高效率的盘间通信物理通道倒换控制系统及方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1245999A (zh) * | 1998-08-25 | 2000-03-01 | 深圳市华为技术有限公司 | 主备份倒换装置 |
CN1405985A (zh) * | 2001-08-21 | 2003-03-26 | 华为技术有限公司 | 主备倒换控制电路及实现方法 |
CN1463081A (zh) * | 2002-05-30 | 2003-12-24 | 华为技术有限公司 | 通信设备中实现主备设备快速倒换的方法 |
KR20040056394A (ko) * | 2002-12-23 | 2004-07-01 | 엘지전자 주식회사 | 다중 무선 가입자 카드 사이의 인터페이스 제어 장치 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH10303870A (ja) * | 1997-04-28 | 1998-11-13 | Fujitsu Ltd | 系切り替え回路 |
US6209051B1 (en) * | 1998-05-14 | 2001-03-27 | Motorola, Inc. | Method for switching between multiple system hosts |
CN1109416C (zh) * | 2000-04-25 | 2003-05-21 | 华为技术有限公司 | 交换机的主备倒换方法及其实现装置 |
CN1128558C (zh) * | 2000-10-01 | 2003-11-19 | 深圳市中兴通讯股份有限公司 | 基站控制维护模块备份系统 |
CN100341255C (zh) * | 2002-12-26 | 2007-10-03 | 华为技术有限公司 | 一种交叉主备保护的热备份方法 |
-
2004
- 2004-07-23 CN CNB2004100708863A patent/CN100370701C/zh not_active Expired - Fee Related
-
2005
- 2005-07-18 WO PCT/CN2005/001067 patent/WO2006007785A1/zh active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1245999A (zh) * | 1998-08-25 | 2000-03-01 | 深圳市华为技术有限公司 | 主备份倒换装置 |
CN1405985A (zh) * | 2001-08-21 | 2003-03-26 | 华为技术有限公司 | 主备倒换控制电路及实现方法 |
CN1463081A (zh) * | 2002-05-30 | 2003-12-24 | 华为技术有限公司 | 通信设备中实现主备设备快速倒换的方法 |
KR20040056394A (ko) * | 2002-12-23 | 2004-07-01 | 엘지전자 주식회사 | 다중 무선 가입자 카드 사이의 인터페이스 제어 장치 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103513593A (zh) * | 2013-10-08 | 2014-01-15 | 潍柴动力股份有限公司 | 在双控制器场景中实现控制的方法和装置 |
CN103513593B (zh) * | 2013-10-08 | 2016-01-13 | 潍柴动力股份有限公司 | 在双控制器场景中实现控制的方法和装置 |
WO2017124577A1 (zh) * | 2016-01-20 | 2017-07-27 | 邦彦技术股份有限公司 | 基于fpga的主备板卡在位自动检测及切换的系统及方法 |
CN109920370A (zh) * | 2019-04-17 | 2019-06-21 | 东莞阿尔泰显示技术有限公司 | 一种新型led显示屏系统备份电路及其控制方法 |
CN112751753A (zh) * | 2019-10-31 | 2021-05-04 | 中兴通讯股份有限公司 | 一种保护单板主备状态的方法和通信设备 |
Also Published As
Publication number | Publication date |
---|---|
CN100370701C (zh) | 2008-02-20 |
CN1725660A (zh) | 2006-01-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2006007785A1 (fr) | Circuit et procede de commande de basculement entre modes active et veille | |
US8867680B2 (en) | Circuitry system and method for connecting synchronous clock domains of the circuitry system | |
US8081643B2 (en) | Relay connection unit | |
WO2010012236A1 (zh) | 一种实现管脚分时复用的方法及片上系统 | |
CN101488844A (zh) | 一种板间通信链路切换控制的方法和系统 | |
JP2003046596A (ja) | ネットワークインターフェース | |
TW201727505A (zh) | 偵測輸入/輸出裝置連接的方法及週邊輸入/輸出裝置與其主計算裝置 | |
CN114365103A (zh) | 菊花链模式进入序列 | |
CN101291201A (zh) | 心跳信息传输系统及方法 | |
CN113625540B (zh) | 双机热备控制方法、装置及双机热备系统 | |
US20240241569A1 (en) | Method for adaptively adjusting state transition time in peripheral component interconnect express system to enhance overall performance, and associated apparatus | |
US7912989B2 (en) | Network interface for decreasing power consumption | |
JP2015154189A (ja) | 通信システム、ゲートウェイ装置及び通信ノード並びに通信制御方法 | |
JP5195075B2 (ja) | 双方向バス制御回路 | |
TW200408937A (en) | Circuit for detection of internal microprocessor watchdog device execution and method for resetting microprocessor system | |
US9465766B1 (en) | Isolation interface for master-slave communication protocols | |
CN112799991B (zh) | Pcie交换芯片 | |
JP2016058944A (ja) | ノード | |
US8185678B1 (en) | Method and apparatus for controlling a data bus | |
JP3266841B2 (ja) | 通信制御装置 | |
JP2015033863A (ja) | 車両用電子制御装置 | |
CN110690998B (zh) | 一种基于bmc的主从设备管理方法 | |
JP2007026033A (ja) | 半導体装置及び半導体装置の動作モード自動判定方法 | |
CN118331026A (zh) | 一种双机冗余通讯方法及系统 | |
JPS5895457A (ja) | 二重系切替制御装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NG NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SM SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |