WO2004025657A1 - Systeme de commande des changements de mode dans un convertisseur abaisseur de tension - Google Patents

Systeme de commande des changements de mode dans un convertisseur abaisseur de tension Download PDF

Info

Publication number
WO2004025657A1
WO2004025657A1 PCT/US2003/028441 US0328441W WO2004025657A1 WO 2004025657 A1 WO2004025657 A1 WO 2004025657A1 US 0328441 W US0328441 W US 0328441W WO 2004025657 A1 WO2004025657 A1 WO 2004025657A1
Authority
WO
WIPO (PCT)
Prior art keywords
transistor
charge
stand
node
mode
Prior art date
Application number
PCT/US2003/028441
Other languages
English (en)
Inventor
Stefano Sivero
Riccardo Riva Reggiori
Fabio Tassan Caser
Original Assignee
Atmel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from IT000794A external-priority patent/ITTO20020794A1/it
Application filed by Atmel Corporation filed Critical Atmel Corporation
Priority to JP2004571981A priority Critical patent/JP2005539345A/ja
Priority to CA002498608A priority patent/CA2498608A1/fr
Priority to EP03754491A priority patent/EP1547088A4/fr
Priority to AU2003272315A priority patent/AU2003272315A1/en
Publication of WO2004025657A1 publication Critical patent/WO2004025657A1/fr
Priority to NO20051560A priority patent/NO20051560L/no

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store

Definitions

  • the invention relates to voltage converters. More particularly, the invention relates to the management and control of an on-chip voltage down-converter that steps down an external power supply to a lower, internal power supply for memory devices.
  • Microprocessors typically operate at higher voltage levels than memories, for example.
  • the voltage from the external power supply must be down-converted.
  • FIG. 2 illustrates another example of a prior art voltage down-converter.
  • N-channel MOS transistor 20 has a low threshold voltage and is configured as a source follower.
  • driver transistor 20 is a natural MOS built on a substrate without a special implant and with a very large aspect ratio (W/L).
  • Replica transistor 22 is coupled to driver transistor 20 and has a smaller aspect ratio than transistor 20.
  • Amplifier 24 and resistors 26 complete a control loop with transistor 22.
  • Amplifier 24 controls the gate of transistor 22 and keeps the voltage at node 28 in a desired range. Consequently transistor 20 provides current through node 30 when voltage at node 28 drops below a predetermined level.
  • FIG. 3 illustrates a more detailed version of the voltage converter in FIG. 2.
  • Replica circuit 40 has a similar function to that of transistor 22 in FIG. 2.
  • Stand-by circuit 42 and active circuit 44 perform the function of driver transistor 20 in FIG. 2.
  • the prior art voltage converter in FIG. 3 has two operation modes: stand-by and active. In stand-by mode, current leakage to the load is very low. In active mode the transistors are on and provide up to the maximum level of current.
  • the invention provides a system to manage the switching between active to stand-by transition and stand-by to active transition.
  • the system to manage switching between active and stand-by and stand-by to active modes has two transitions.
  • the first transition is the stand-by to active transition.
  • the load current for the internal, stepped- down power is initially furnished by a load capacitor, acting as a charge tank, on the internal power node.
  • a replica transistor for the active mode Prior to entering active mode, a replica transistor for the active mode is biased to charge a capacitor.
  • a switch biases the driver transistor to the node with the capacitor that was charged by the replica transistor, thus activating the driver transistor and increasing the current to the load circuit.
  • the second transition of the system is the active to stand-by transition.
  • the transition is indicated by the fall of an enable signal.
  • a delay signal is interjected between the fall of the enable signal and the time at which stand-by mode is entered.
  • the delay signal provides time for a driver transistor gate to be discharged and a node to be charged towards stand-by values.
  • Comparators charge and discharge the gate and node as long as the delay signal is high.
  • a switch disconnects the driver transistor from the power supply node when the enable signal falls so that current stops flowing from the driver transistor while the comparator discharges the gate of the driver transistor.
  • the system enters stand-by mode at the end of the delay signal.
  • FIG. 1 is a schematic diagram of a prior art voltage down-converter.
  • FIG. 2 is a schematic diagram of a prior art voltage down-converter.
  • FIG. 3 is a more detailed schematic diagram of the prior art voltage down-converter in FIG. 2
  • FIG. 4 is a schematic diagram of one part of a voltage down-converter system for transition from stand-by to active modes.
  • FIG. 5 is a diagram of timing signals used for transition from active to stand-by modes.
  • FIG. 6 is a detailed schematic diagram of the system in FIG. 4 including circuitry for transition from active to stand-by modes.
  • FIG. 7 is a flow diagram illustrating a method of transitioning from active to stand- by modes according to one embodiment of the invention.
  • FIG. 4 is a schematic diagram illustrating one embodiment of the invention.
  • Circuit 50 replaces active circuit 44 of FIG. 3 and is provided to illustrate the transition from standby to active mode.
  • Transistor 52 serves as a replica transistor while transistor 54 serves as a driver.
  • External power supply 56 couples to both transistors 52 and 54. In stand-by mode, switches 58, 60 and 62 are off, while switch 64 is on.
  • Transistor 52 is biased by current from transistor 66 and charges node 68, which in one embodiment includes capacitor 70, to approximately 2V. In one embodiment capacitor 70 is 400pF. Node 72 is kept one threshold lower, or approximately 800 mV. The gate of transistor 54 is therefore 800mV lower than its source, which is coupled to internal voltage source NCC 74, and therefore off. Additionally, switch 62 prevents current from flowing through transistor 54 to the load circuit (not shown).
  • transistors in the invention are p-channel MOS transistors.
  • Switches 58, 60 and 62 are turned on and switch 64 turns off in order to transition to active mode.
  • Transistor 54 is decoupled from node 72 and is coupled to node 68, which is at approximately 2V.
  • Transistor 54 activates and may conduct current through the now coupled transistor 76 to the load circuit (not shown). With switches 58, 60 and 62 on, and switch 64 off, circuit 50 is in active mode.
  • FIG. 5 illustrates a timing diagram with enable, delay and enable-delayed signals.
  • Enable signal 78 is low during stand-by mode 80.
  • Enable signal 78 rises to communicate the transition from stand-by mode 80 to active mode 82. In the prior art, a falling enable signal would communicate the transition from active to stand-by mode.
  • the invention provides a delay before transitioning from active to stand-by modes. In one embodiment, the delay is approximately 300ns.
  • Delay signal 84 is high during to-stand-by mode 86 and off in standby mode 88.
  • Enable-delayed signal 90 rises at the beginning of active mode 82 and remains high until the end of to-stand-by mode 86.
  • FIG. 6 is a schematic diagram illustrating one embodiment of the invention.
  • FIG. 6 is a schematic diagram illustrating one embodiment of the invention.
  • Circuit 100 replaces active circuit 44 of FIG. 3 and is provided to illustrate the transition from active to stand-by mode.
  • Transistor 102 serves as a replica transistor while transistor 104 serves as a driver.
  • External power 106 couples to both transistors 102 and 104.
  • switches 108, 110 and 112 are on, while switch 114 is off.
  • switches 108, 110, and 112 turn off.
  • Switch 114 is off during active mode 82 and remains off until the fall of enable-delayed signal 90 (i.e., switch 114 remains off until stand-by mode 88), at which time switch 114 turns on.
  • Current from transistor 116 biases transistor 102.
  • Node 118 is disconnected from the gate of transistor 104.
  • Comparators 120 and 122 are activated during to-stand-by mode 86 (shown in FIG. 5) with delay signal 84. With switches 110 and 114 off during to-stand-by mode 86, comparator 120 compares the voltage at node 124 with node 126 and discharges node 124 toward ground as long as the potential at node 124 is greater than that at node 126. Comparator 122 charges node 118 toward a predetermined value, which in one embodiment is approximately 2N. When enable-delayed signal 90 falls at the end of to-stand-by mode 86 (see FIG. 5), switch 114 turns on and couples the gate of transistor 104 to node 126 and shuts off transistor 104.
  • FIG. 7 is a flow diagram illustrating the method of transitioning from active to standby modes.
  • switching off the driver transistor While embodiments and applications of this invention have been shown and described, it would be apparent to those skilled in the art that many more modifications than mentioned above are possible without departing from the inventive concepts herein. The invention, therefore, is not to be restricted except in the spirit of the appended claims.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)
  • Dram (AREA)
  • Electronic Switches (AREA)
  • Static Random-Access Memory (AREA)
  • Continuous-Control Power Sources That Use Transistors (AREA)

Abstract

L'invention concerne un convertisseur abaisseur de tension, comprenant un mode de réserve et un mode actif, pour une mémoire comprenant les composants suivants : un noeud de charge (68) conçu pour recevoir une charge ; un premier transistor (54) comprenant une première grille, ce premier transistor étant conçu pour fournir un courant de charge à la mémoire ; un premier commutateur (58) couplé au noeud de charge et à la première grille, ce premier commutateur étant conçu pour appliquer la charge du noeud de charge à la première grille pendant la transition entre le mode de réserve et le mode actif ; un second transistor (66) couplé à la première grille, ce second transistor étant conçu pour polariser le premier transistor à un état inactif pendant le mode de réserve ; un second commutateur (64) couplé au premier transistor et au second transistor, ce second commutateur étant conçu pour appliquer, au niveau du second transistor, une différence de tension à la première grille pendant le mode de réserve.
PCT/US2003/028441 2002-09-12 2003-09-10 Systeme de commande des changements de mode dans un convertisseur abaisseur de tension WO2004025657A1 (fr)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP2004571981A JP2005539345A (ja) 2002-09-12 2003-09-10 電圧ダウンコンバータのモード変更を制御するためのシステム
CA002498608A CA2498608A1 (fr) 2002-09-12 2003-09-10 Systeme de commande des changements de mode dans un convertisseur abaisseur de tension
EP03754491A EP1547088A4 (fr) 2002-09-12 2003-09-10 Systeme de commande des changements de mode dans un convertisseur abaisseur de tension
AU2003272315A AU2003272315A1 (en) 2002-09-12 2003-09-10 System for controlling mode changes in a voltage down-converter
NO20051560A NO20051560L (no) 2002-09-12 2005-03-23 System for a kontrollere modusendringer i en spenningsomformer

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
ITTO2002A000794 2002-09-12
IT000794A ITTO20020794A1 (it) 2002-09-12 2002-09-12 Sitema per controllare le transizioni dalla modalita'
US10/407,646 2003-04-03
US10/407,646 US6785183B2 (en) 2002-09-12 2003-04-03 System for controlling the stand-by to active and active to stand-by transitions of a VCC regulator for a flash memory device

Publications (1)

Publication Number Publication Date
WO2004025657A1 true WO2004025657A1 (fr) 2004-03-25

Family

ID=31995805

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2003/028441 WO2004025657A1 (fr) 2002-09-12 2003-09-10 Systeme de commande des changements de mode dans un convertisseur abaisseur de tension

Country Status (9)

Country Link
EP (1) EP1547088A4 (fr)
JP (1) JP2005539345A (fr)
KR (1) KR20050049488A (fr)
CN (1) CN100435238C (fr)
AU (1) AU2003272315A1 (fr)
CA (1) CA2498608A1 (fr)
NO (1) NO20051560L (fr)
TW (1) TWI291803B (fr)
WO (1) WO2004025657A1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011258033A (ja) * 2010-06-10 2011-12-22 Panasonic Corp 定電圧回路
US10345838B1 (en) * 2018-06-26 2019-07-09 Nxp B.V. Voltage regulation circuits with separately activated control loops

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5327388A (en) * 1991-10-15 1994-07-05 Nec Corporation Semiconductor memory device
US5408172A (en) * 1992-11-25 1995-04-18 Sharp Kabushiki Kaisha Step-down circuit for power supply voltage capable of making a quick response to an increase in load current
US5811861A (en) * 1996-01-19 1998-09-22 Fujitsu Limited Semiconductor device having a power supply voltage step-down circuit
US6661279B2 (en) * 2001-04-11 2003-12-09 Kabushiki Kaisha Toshiba Semiconductor integrated circuit which outputs first internal power supply voltage and second internal power supply voltage lower than first internal supply power voltage

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2778199B2 (ja) * 1990-04-27 1998-07-23 日本電気株式会社 内部降圧回路
US5898605A (en) * 1997-07-17 1999-04-27 Smarandoiu; George Apparatus and method for simplified analog signal record and playback
JP3147079B2 (ja) * 1998-04-14 2001-03-19 日本電気株式会社 半導体回路
JP4390304B2 (ja) * 1998-05-26 2009-12-24 株式会社ルネサステクノロジ 半導体集積回路装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5327388A (en) * 1991-10-15 1994-07-05 Nec Corporation Semiconductor memory device
US5408172A (en) * 1992-11-25 1995-04-18 Sharp Kabushiki Kaisha Step-down circuit for power supply voltage capable of making a quick response to an increase in load current
US5811861A (en) * 1996-01-19 1998-09-22 Fujitsu Limited Semiconductor device having a power supply voltage step-down circuit
US6661279B2 (en) * 2001-04-11 2003-12-09 Kabushiki Kaisha Toshiba Semiconductor integrated circuit which outputs first internal power supply voltage and second internal power supply voltage lower than first internal supply power voltage

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See also references of EP1547088A4 *

Also Published As

Publication number Publication date
EP1547088A4 (fr) 2007-05-02
TWI291803B (en) 2007-12-21
CN1685437A (zh) 2005-10-19
AU2003272315A1 (en) 2004-04-30
KR20050049488A (ko) 2005-05-25
EP1547088A1 (fr) 2005-06-29
CN100435238C (zh) 2008-11-19
CA2498608A1 (fr) 2004-03-25
JP2005539345A (ja) 2005-12-22
TW200417124A (en) 2004-09-01
NO20051560L (no) 2005-03-23

Similar Documents

Publication Publication Date Title
US7332833B2 (en) Switching circuit for master-slave feeding mode of low voltage power supply
US8195963B2 (en) Circuit for controlling time sequence
US7383138B2 (en) Semiconductor device
US6570367B2 (en) Voltage generator with standby operating mode
EP0800259A1 (fr) Etage, élévateur de tension en mode de veille et méthode pour un dispositif de mémoire
US9966793B2 (en) Supply-switching system
US6255896B1 (en) Method and apparatus for rapid initialization of charge pump circuits
US11029716B1 (en) Providing low power charge pump for integrated circuit
US20060170403A1 (en) Voltage regulator with reduced power consumption in standby operating mode
US6661260B2 (en) Output circuit of semiconductor circuit with power consumption reduced
US6472857B1 (en) Very low quiescent current regulator and method of using
KR100483264B1 (ko) 리얼 타임 클록의 저누설 배터리 동작용 ｃｍｏｓ 회로
EP2176729B1 (fr) Dispositif électronique intégré à circuits permettant de fournir une tension d'alimentation de système à partir d'une alimentation en énergie primaire
US20060076987A1 (en) Multi-threshold CMOS system having short-circuit current prevention circuit
US7973595B2 (en) Power switch circuit
US6785183B2 (en) System for controlling the stand-by to active and active to stand-by transitions of a VCC regulator for a flash memory device
US20100244911A1 (en) Supply circuitry for sleep mode
EP1547088A1 (fr) Systeme de commande des changements de mode dans un convertisseur abaisseur de tension
US6268759B1 (en) Low-power 5-volt input/output tolerant circuit with power-down control for a low voltage CMOS crossbar switch
US5805435A (en) Voltage booster for memory devices
US6452441B1 (en) Low threshold voltage device with charge pump for reducing standby current in an integrated circuit having reduced supply voltage
US6307355B1 (en) Method and apparatus for reducing the power consumption of a voltage regulator
US6650152B2 (en) Intermediate voltage control circuit having reduced power consumption
US20020158676A1 (en) Power-off detection circuit
JP2002010525A (ja) 電源回路およびバックアップ電池を有する携帯用電子機器

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
WWE Wipo information: entry into national phase

Ref document number: 2498608

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 1020057004232

Country of ref document: KR

Ref document number: 2004571981

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 20038234637

Country of ref document: CN

WWE Wipo information: entry into national phase

Ref document number: 2003754491

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1020057004232

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2003754491

Country of ref document: EP

DPE2 Request for preliminary examination filed before expiration of 19th month from priority date (pct application filed from 20040101)