WO2003049178A2 - Semiconductor power device metal structure and method of formation - Google Patents
Semiconductor power device metal structure and method of formation Download PDFInfo
- Publication number
- WO2003049178A2 WO2003049178A2 PCT/US2002/036459 US0236459W WO03049178A2 WO 2003049178 A2 WO2003049178 A2 WO 2003049178A2 US 0236459 W US0236459 W US 0236459W WO 03049178 A2 WO03049178 A2 WO 03049178A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- power metal
- interconnect
- conductive structure
- conductive
- metal structure
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3192—Multilayer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
- H01L2224/03912—Methods of manufacturing bonding areas involving a specific sequence of method steps the bump being used as a mask for patterning the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/05609—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/05611—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05618—Zinc [Zn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05623—Magnesium [Mg] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/0566—Iron [Fe] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05664—Palladium [Pd] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05666—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/0567—Zirconium [Zr] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05671—Chromium [Cr] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05679—Niobium [Nb] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/1147—Manufacturing methods using a lift-off mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
- H01L2224/14104—Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body
- H01L2224/1411—Disposition relative to the bonding areas, e.g. bond pads, of the semiconductor or solid-state body the bump connectors being bonded to at least one common bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
- H01L2224/85207—Thermosonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01012—Magnesium [Mg]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0103—Zinc [Zn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0104—Zirconium [Zr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01041—Niobium [Nb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01056—Barium [Ba]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0504—14th Group
- H01L2924/05042—Si3N4
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Definitions
- the present invention relates generally to semiconductor manufacturing, and more particularly to a MOS power device and its method of fabrication.
- FIG. 1 is an illustration of a prior art power metal structure that includes power metal structures 9 A and 9B.
- the power structures 9 A and 9B include a thick copper film 9, a seed layer 8, and an adhesion/barrier layer 7 formed over a passivation layer 6.
- the power metal structures 9A and 9B electrically connect to the semiconductor device through pad openings 10, 11, and 12 via interconnects 3, 4, and 5. As illustrated with respect to interconnect 2, which has no pad opening, not all interconnects electrically contact the power metal structures. Thus, portions of passivation layer 6 overlying interconnect metal structure 9A.
- FIG. 1 is a cross-sectional view illustrating a prior power metal structure overlying a semiconductor device.
- FIGs. 2-9 illustrate an embodiment of the present invention showing a power metal structure and its method of formation, wherein the power metal structure incorporates stress buffer features between the power metal structure and the underlying passivation layer;
- FIGs. 10-13 illustrate an alternative embodiment of the present invention showing a power metal structure and its method of formation, wherein the power metal structure incorporates design-in slits between adjacent segments of the power metal structure.
- the present invention contemplates a method and structure for reducing defects associated with sheer stress induced by a power metal structure formed over a semiconductor device.
- the power metal structure is formed using copper, nickel or gold. However, it may be formed using a variety of conductive materials known to one of ordinary skill in the art.
- the present inventors recognized that shear stress created by power metal structures can affect yield and reliability of semiconductor device.
- a polyimide feature is formed between the power metal structure and the passivation layer.
- the polyimide feature functions as a buffer to reduce shear stress between the two films.
- the power metal structure is designed with slits. The slits reduce the overall stress associated with a relatively large power metal structure by dividing it into smaller segments. Power metal structures with slits produce smaller peak stress in underlying films as compared to continuous power metal structures having a similar thickness.
- FIG. 2 illustrates a cross-sectional view of a partially fabricated semiconductor device 200.
- semiconductor device 200 includes uppermost interconnects 22, 23, 24, and 25 formed overlying a semiconductor device substrate 20.
- an uppermost interconnect level refers to an interconnect level formed prior to formation of the uppermost passivation level and after formation of underlying interlevel dielectric (ILD) layers, vias, and interconnects.
- ILD interlevel dielectric
- Illustrative details with respect to semiconductor substrate 20 have been omitted for simplicity of the drawings.
- the semiconductor substrate 20 can include one or more levels of ILDs, vias, and interconnects, as well as active and passive devices, such as transistors, memory cells, capacitors, resistors, and the like.
- a passivation layer 30 has been formed over the semiconductor device substrate.
- the passivation layer 30 comprises a layer of chemically vapor deposited (CVD) silicon nitride overlying a layer of CVD phosphosilicate glass (PSG) overlying a plasma enhanced CVD silicon dioxide hard mask layer.
- CVD chemically vapor deposited
- PSG phosphosilicate glass
- the combined nitride and PSG layer thickness is in a range of approximately 300 - 900 nanometers and the thickness of the hardmask layer is in a range of 100-300 nanometers.
- the passivation layer 30 is patterned using conventional lithography and etched using conventional plasma or wet dielectric etch processes to define passivation openings 32 that expose portions of the interconnects 23, 24, and 25.
- FIG. 4 further illustrates the semiconductor device substrate shown in FIG. 3, after depositing, patterning, and etching a polyimide layer to form stress buffer structures 40 on the passivation layer 30.
- the polyimide layer is a 3-6 ⁇ m thick photo-imageable layer of polyimide coated using a conventional spin-on process.
- the polyimide layer has been developed or etched using conventional processing to define polyimide stress buffer features (stress buffers) 40. If necessary, the stress buffers 40 can be oven cured above 350 degrees Celsius to release volatile organic components and moisture.
- a plasma ash process can be utilized to remove organic residue from the exposed surface of the interconnects 23, 24, and 25 after forming the stress buffers 40.
- the stress buffers 40 can be sized such that they do not physically contact interconnects 23, 24, and 25, thereby minimizing materials interactions. Alternatively, the stress buffers 40 can be sized such that they are formed on portions of interconnects 23, 24 and 25 so as to provide increased stress protection. In one embodiment, the stress buffer 40 is a continuous structure formed on the passivation layer. In alternative embodiments, the stress buffers 40 are formed only on specific regions of the passivation layer or as discrete patterns, such as "islands" or "bars” or any variety of shapes that may reduce stress or correspondingly insure reliable contact between the power metal structure and interconnects. Additionally, the stress buffers 40 can be formed from a number of different materials instead of polyimide. For example, using other organic materials, such as benzocyclobutene (BCB) or polybenzoxazole (PBO).
- BCB benzocyclobutene
- PBO polybenzoxazole
- the present inventors have recognized that the peak (maximum) shear stress in the passivation layer occurs at the edge regions of a power metal structure, and material failure and corresponding semiconductor device failure generally occurs in regions of maximum shear stress.
- the magnitude of the stress is impacted by the size (length, width and thickness) of the power metal structure.
- Passivation is relatively brittle and more likely to crack under stress as compared to plastic polyimide.
- Shown in FIG. 5 is cross-sectional view of the semiconductor device substrate shown in FIG. 4, after forming an adhesion/barrier layer 50 and seed layer 52 on the exposed substrate surface.
- the substrate is first sputter cleaned followed by the deposition of the adhesion/barrier layer 50 using a conventional sputtering deposition method.
- the adhesion/barrier layer 50 is a layer of titanium tungsten having a thickness in a range of approximately 150-300 nm.
- the adhesion barrier layer 50 can include titanium, titanium nitride, nickel vanadium, chromium, or combinations thereof.
- a seed layer 52 is deposited over the exposed substrate surface.
- the seed layer 52 is a layer of sputter deposited copper having a thickness in a range of 450-600 nm.
- the sputter preclean, the adhesion/barrier layer 50 deposition, and the seed layer 52 deposition are all sequentially deposited inside the same processing tool, although this is not necessarily a requirement of the present invention.
- a dehydration bake step can be incorporated to remove absorbed moisture from the stress buffers 40. Failure to adequately remove excess moisture from the polyimide may subsequently result in delamination of the power metal structure. Shown in FIG. 6 is cross-sectional view of the semiconductor device substrate shown in FIG.
- FIG. 5 further illustrating the patterning of a resist layer 60 on the semiconductor substrate to define an opening 62.
- the resist layer 60 is thicker than a subsequently deposited power metal film thickness (typically, the power metal film thickness is in a range of 4-40 ⁇ m).
- the patterning process to define the opening 62 is conventional. For increasingly thick layers of resist, multiple resist coat and bake steps may be incorporated. As illustrated in FIG. 6, the opening 62 exposes portions of the seed layer 52.
- FIG. 7 Shown in FIG. 7 is a cross-sectional view of the semiconductor device substrate shown in FIG. 6 after forming a conductive (power metal) film 70 within the opening 62.
- the power metal film 70 is a copper film deposited using a conventional electroplating process. Alternatively, electroless plating may be used to deposit the power metal film 70.
- the power metal film 70 may alternatively be formed using gold, or may comprise alloying elements, such as magnesium, indium, tin, chromium, zinc, carbon, zirconium, palladium, titanium, iron, niobium, magnesium, or the like.
- the power metal film may include multiple layers of conductive materials, such as copper, nickel, gold or copper, nickel, palladium, or combinations thereof.
- the power metal film 70 is a copper film having a thickness in a range of approximately 4-25 ⁇ m.
- FIG. 8 is a cross-sectional view of the semiconductor device substrate shown in FIG. 7, after removing the patterned resist features 60.
- the patterned resist features 60 can be removed using conventional resist stripping processes. For example, using an oxygen- containing plasma ash process or a wet chemical process.
- FIG. 9 is a cross-sectional view of the semiconductor device substrate shown in FIG. 8 after removing exposed remaining portions of seed layer 52 and adhesion/barrier layer 50 and forming the power metal structure 90.
- Cu seed layer 52 is removed with a chlorite or persulfate copper etchant using a spray acid tool or, alternatively, in an agitated bath. Exposed portions of adhesion/barrier layer 50 can then be stripped using hot hydrogen peroxide.
- a dilute sulfuric acid dip can be incorporated to remove residual surface copper oxide and an oxygen- containing ash processing step can be incorporated to clean exposed polyimide surfaces to reduce electrical leakage.
- Power metal structure 90 used in conjunction with the stress buffers 40 are advantageous over prior art power metal structures for a number of reasons.
- the stress buffers 40 mitigate power metal structure shear stress effects on underlying passivation layer 30, interconnects 22-25, and semiconductor substrate 20.
- the reduction in shear stress correspondingly reduces stress-induced defects, such as passivation layer cracking, as indicated by defect X in Fig 1.
- the stress buffers 40 improve wafer yield and device reliability by preventing electrical shorting between power metal structures and underlying interconnects.
- the polyimide stress buffers 40 allow the layout design of active devices (not shown) to include locations under wirebond pad regions, as indicated by wirebond 92 on Fig. 9.
- the stress buffers 40 protect brittle underlying ILD layers from damaging effects of thermosonic wirebonding by providing a cushion between the power metal structures and passivation. An ability to design bond pads over active devices improves layout efficiency, reduces die cost, and further lowers device on-resistance.
- the stress buffers 40 also planarize the surface topography, which can reduce formation of seed layer 50 metal stringer defects (shown as defect Y in Fig. 1).
- the stringer defects Y are the result of residual barrier metal layer 50 wedged in crevices of passivation layer 30. If the stringer defects Y are not completely removed during the barrier metal layer etch, they can produce electrical shorts between adjacent power metal structures.
- the stress buffers 40 cover and thereby prevent formation of the barrier metal layer 50 within the passivation layer crevices.
- FIGs. 10-13 illustrate an alternative embodiment of the present invention.
- the power metal structure's stress is reduced by partitioning power metal structure into segments wherein electrical continuity between each segments is provided by unremoved portions of the seed and barrier layers.
- FIG. 10 is a cross-sectional view that includes substrate 100, interconnects 102, 103, 104, and 105, passivation layer 1030, adhesion/barrier layer 1050 and seed layer 1052, which are similar to those described previously with respect to substrate 20, interconnects 22-25, passivation layer 30, adhesion/barrier layer 50, and seed layer 52 and of FIGs. 2-9.
- the adhesion/barrier layer 1050 is deposited overlying the passivation layer 1030 and interconnects 102-105 and the seed layer is deposited overlying the adhesion/barrier layer 1050.
- the substrate is patterned to form resist features 1060, 1064, and 1066.
- the resist features are formed using materials and processes similar to those used to form resist features 60 described previously with respect to FIG. 6.
- the resist features 1064 will partition a subsequently deposited power metal structure into three smaller segments defined by the openings 1061.
- the resist feature 1066 will separate the subsequently deposited segmented power metal structure from an adjacent power metal structure.
- a conductive film is deposited within the openings 1061 and 1062, thereby forming conductive structures 1091 and 1092.
- the structures 1091 and 1092 can be formed using processes and materials similar to those used to form the power metal film 70 discussed previously with respect to FIG. 7.
- the resist layers 1060, 1064 and 1066 are removed to expose portions of the seed layer 1052. Removal is accomplished using processes similar to those described to remove resist layer 60 discussed previously with respect to FIG. 8.
- selected remaining exposed seed layer 1052 portions and adhesion/barrier layer 1050 portions are removed using processes and chemicals described previously to remove exposed seed layer 52 portions and adhesion/barrier layer 50 portions in FIG. 9.
- the present embodiment advantageously uses the etchant's wetting properties or macroloading effects to remove only seed layer 1052 and adhesion/barrier layer 1050 portions between conductive members spaced apart by at least a minimum distance W.
- the minimum distance W is defined as the distance between adjacent conductive structures, wherein an etchant is capable of removing seed layer 1052 and adhesion/barrier layer 1050 portions to electrically isolate two power metal structures.
- seed metal layer 1052 and adhesion/barrier layer 1050 portions between the adjacent conductive structures 1092 and 1091 are removed. As shown in FIG. 13, removal of the portions of seed metal layer 1052 and adhesion/barrier layer 1050 between the adjacent conductive structures
- the power metal structure 130A is further segmented into conductive structures 1091 that are separated by a distance S that is less than the minimum distance W. In those regions where the conductive structures are separated by the distance S, the etchant is incapable of substantially removing the corresponding seed layer 1052 and adhesion/barrier layer 1050 portions. Consequently, electrical continuity between the conductive structures 1091 is maintained.
- the selective etching of one region and not another occurs as a result of using a wet etch process.
- etchant can flow into the cavity between the conductive structures, wet the exposed seed layer 1052 surface, and etch the exposed seed layer 1052 and adhesion/barrier layer 1050 to define separate power metal structures 130A and 130B.
- the distance between conductive structures is a distance less than W, for example the distance S between adjacent conductive structures 1091, the etchant does not sufficiently flow into the cavity to wet the exposed seed layer 1052 and adhesion/barrier layer 1050.
- the seed layer 1052 and barrier layer 1050 remain substantially intact. These remaining seed layer 1052 and barrier layer 1050 portions electrically interconnect the conductive structures 1091.
- the combination of the remaining seed layer 1052 and adhesion/barrier layer 1050 portions (interconnecting conductive members) in regions 1065 and conductive structures 1091 define the segmented power metal structure 130 A (conductive feature) that comprises power metal segments 134.
- the power metal structure 130A is advantageous over the prior art power metal structure 9 A of FIG. 1 , because the magnitude of the peak shear stress in underlying films and interconnects is reduced by the design of slits between the power metal segments 134. Therefore, unlike the prior art power metal structure 9A, which is one physically continuous power bus, the present embodiment contemplates a structure and method of formation by which an electrically continuous power metal bus is partitioned into smaller interconnected segments. Accordingly, the magnitude of peak shear stress imparted to underlying films by segmented power metal bus is less than magnitude of peak shear stress associated with one continuous power metal structure, particularly toward the edge regions of the power metal structure. The magnitude of peak shear stress can be reduced such that defect X as shown on FIG. 1 does not occur
- this embodiment advantageously reduces the peak shear stress associated with the power metal structure 9A by dividing it into small electrically connected segments 130A.
- the present embodiment is advantageous in that it can be incorporated without requiring the use of additional or elaborate processing steps.
- using segmented power metal structures can also reduce problems with wafer bow that can be encountered when increasing the thickness of power metal structure.
- FIGs. 14 and 15 are numerical simulation graphs illustrating the relationship between shear strain and length (or width) of copper power metal structures having thicknesses of approximately 13, 25, and 50 microns. As shown in FIGs.
- the shear strain imparted by the 13 micron thick power metal structure is relatively insensitive to length, and the shear strain imparted by the 25 and 50 micron thick power metal structures increases until the length of the power metal structure reaches approximately 250 microns, after which it stabilizes.
- a 25 micron thick copper power metal structure (corresponding to a segment portion 134 shown in FIG. 13) having a length of approximately 70 microns imparts approximately the same amount of shear stress as a 13 micron thick copper power metal structure.
- a 50 microns thick copper power metal structure (corresponding to a segment portion 134 shown in FIG. 13) having a length of approximately 50 microns imparts approximately the same amount of shear stress as the 13 micron thick copper power metal structure. Accordingly, one of ordinary skill in the art recognizes segmentation may be most effective for power metal structures having lengths, widths, and thicknesses that fall within a specific ranges of dimensions and that the segmented power metal structure can be designed to achieve optimum results.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020047007923A KR100922704B1 (en) | 2001-11-30 | 2002-11-13 | Semiconductor power device |
EP02789631A EP1461830A2 (en) | 2001-11-30 | 2002-11-13 | Semiconductor power device metal structure and method of formation |
AU2002352683A AU2002352683A1 (en) | 2001-11-30 | 2002-11-13 | Semiconductor power device metal structure and method of formation |
JP2003550276A JP4509562B2 (en) | 2001-11-30 | 2002-11-13 | Semiconductor power device and formation method |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/998,507 US6646347B2 (en) | 2001-11-30 | 2001-11-30 | Semiconductor power device and method of formation |
US09/998,507 | 2001-11-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2003049178A2 true WO2003049178A2 (en) | 2003-06-12 |
WO2003049178A3 WO2003049178A3 (en) | 2004-05-27 |
Family
ID=25545303
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2002/036459 WO2003049178A2 (en) | 2001-11-30 | 2002-11-13 | Semiconductor power device metal structure and method of formation |
Country Status (8)
Country | Link |
---|---|
US (2) | US6646347B2 (en) |
EP (1) | EP1461830A2 (en) |
JP (1) | JP4509562B2 (en) |
KR (1) | KR100922704B1 (en) |
CN (1) | CN1326221C (en) |
AU (1) | AU2002352683A1 (en) |
TW (1) | TWI257658B (en) |
WO (1) | WO2003049178A2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007073629A (en) * | 2005-09-05 | 2007-03-22 | Renesas Technology Corp | Structure of semiconductor element |
WO2010105853A1 (en) * | 2009-03-20 | 2010-09-23 | Microgan Gmbh | Vertically contacted electronic component and method for producing same |
DE102004030056B4 (en) * | 2003-06-23 | 2014-02-13 | Denso Corporation | Molded semiconductor device |
US8998454B2 (en) | 2013-03-15 | 2015-04-07 | Sumitomo Electric Printed Circuits, Inc. | Flexible electronic assembly and method of manufacturing the same |
US9668352B2 (en) | 2013-03-15 | 2017-05-30 | Sumitomo Electric Printed Circuits, Inc. | Method of embedding a pre-assembled unit including a device into a flexible printed circuit and corresponding assembly |
Families Citing this family (66)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6429120B1 (en) | 2000-01-18 | 2002-08-06 | Micron Technology, Inc. | Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals |
US7405149B1 (en) | 1998-12-21 | 2008-07-29 | Megica Corporation | Post passivation method for semiconductor chip or wafer |
US6936531B2 (en) * | 1998-12-21 | 2005-08-30 | Megic Corporation | Process of fabricating a chip structure |
US7381642B2 (en) | 2004-09-23 | 2008-06-03 | Megica Corporation | Top layers of metal for integrated circuits |
US7416971B2 (en) * | 2004-09-23 | 2008-08-26 | Megica Corporation | Top layers of metal for integrated circuits |
US8021976B2 (en) | 2002-10-15 | 2011-09-20 | Megica Corporation | Method of wire bonding over active area of a semiconductor circuit |
US6965165B2 (en) | 1998-12-21 | 2005-11-15 | Mou-Shiung Lin | Top layers of metal for high performance IC's |
US6495442B1 (en) * | 2000-10-18 | 2002-12-17 | Magic Corporation | Post passivation interconnection schemes on top of the IC chips |
US6420262B1 (en) * | 2000-01-18 | 2002-07-16 | Micron Technology, Inc. | Structures and methods to enhance copper metallization |
US7271489B2 (en) | 2003-10-15 | 2007-09-18 | Megica Corporation | Post passivation interconnection schemes on top of the IC chips |
US8158508B2 (en) | 2001-03-05 | 2012-04-17 | Megica Corporation | Structure and manufacturing method of a chip scale package |
US6749968B2 (en) * | 2001-08-09 | 2004-06-15 | Freescale Semiconductor, Inc. | Method for fabricating a thin-membrane stencil mask and method for making a semiconductor device using the same |
US7932603B2 (en) * | 2001-12-13 | 2011-04-26 | Megica Corporation | Chip structure and process for forming the same |
US6673698B1 (en) | 2002-01-19 | 2004-01-06 | Megic Corporation | Thin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers |
TW503496B (en) | 2001-12-31 | 2002-09-21 | Megic Corp | Chip packaging structure and manufacturing process of the same |
TW584950B (en) | 2001-12-31 | 2004-04-21 | Megic Corp | Chip packaging structure and process thereof |
TW544882B (en) | 2001-12-31 | 2003-08-01 | Megic Corp | Chip package structure and process thereof |
US6802945B2 (en) * | 2003-01-06 | 2004-10-12 | Megic Corporation | Method of metal sputtering for integrated circuit metal routing |
DE10326508A1 (en) | 2003-06-12 | 2005-01-13 | Infineon Technologies Ag | Semiconductor circuit arrangement comprises a thin carrier substrate containing semiconductor components, a galvanic seed layer, a galvanic filler material galvanically formed on the seed layer and a material resistant to shearing stress |
US7220665B2 (en) * | 2003-08-05 | 2007-05-22 | Micron Technology, Inc. | H2 plasma treatment |
US7459790B2 (en) * | 2003-10-15 | 2008-12-02 | Megica Corporation | Post passivation interconnection schemes on top of the IC chips |
KR100689665B1 (en) * | 2003-11-06 | 2007-03-08 | 삼성전자주식회사 | Method for manufacturing an inductor for a System On Chip |
US7394161B2 (en) | 2003-12-08 | 2008-07-01 | Megica Corporation | Chip structure with pads having bumps or wirebonded wires formed thereover or used to be tested thereto |
US7459055B2 (en) * | 2004-04-20 | 2008-12-02 | Industrial Technology Research Institute | Bonding structure with buffer layer and method of forming the same |
US8022544B2 (en) | 2004-07-09 | 2011-09-20 | Megica Corporation | Chip structure |
US7465654B2 (en) * | 2004-07-09 | 2008-12-16 | Megica Corporation | Structure of gold bumps and gold conductors on one IC die and methods of manufacturing the structures |
US7452803B2 (en) | 2004-08-12 | 2008-11-18 | Megica Corporation | Method for fabricating chip structure |
US7355282B2 (en) * | 2004-09-09 | 2008-04-08 | Megica Corporation | Post passivation interconnection process and structures |
US8008775B2 (en) * | 2004-09-09 | 2011-08-30 | Megica Corporation | Post passivation interconnection structures |
US7521805B2 (en) * | 2004-10-12 | 2009-04-21 | Megica Corp. | Post passivation interconnection schemes on top of the IC chips |
US7547969B2 (en) | 2004-10-29 | 2009-06-16 | Megica Corporation | Semiconductor chip with passivation layer comprising metal interconnect and contact pads |
DE102005019574B4 (en) * | 2005-04-27 | 2009-07-30 | Infineon Technologies Ag | Contacting arrangement for a semiconductor device |
TWI330863B (en) | 2005-05-18 | 2010-09-21 | Megica Corp | Semiconductor chip with coil element over passivation layer |
DE102005028951B4 (en) * | 2005-06-22 | 2018-05-30 | Infineon Technologies Ag | Arrangement for the electrical connection of a semiconductor circuit arrangement with an external contact device |
US20070000595A1 (en) * | 2005-06-29 | 2007-01-04 | Intel Corporation | Adhesive substrate and method for using |
CN1901163B (en) | 2005-07-22 | 2011-04-13 | 米辑电子股份有限公司 | Method for fabricating a circuitry component by continuous electroplating and circuitry component structure |
US7473999B2 (en) * | 2005-09-23 | 2009-01-06 | Megica Corporation | Semiconductor chip and process for forming the same |
US7397121B2 (en) | 2005-10-28 | 2008-07-08 | Megica Corporation | Semiconductor chip with post-passivation scheme formed over passivation layer |
US7947978B2 (en) * | 2005-12-05 | 2011-05-24 | Megica Corporation | Semiconductor chip with bond area |
US8836146B2 (en) * | 2006-03-02 | 2014-09-16 | Qualcomm Incorporated | Chip package and method for fabricating the same |
KR100720032B1 (en) * | 2006-05-17 | 2007-05-18 | 한양대학교 산학협력단 | Method of forming adhesion layer on polymer substrate |
US8420520B2 (en) * | 2006-05-18 | 2013-04-16 | Megica Corporation | Non-cyanide gold electroplating for fine-line gold traces and gold pads |
US8022552B2 (en) | 2006-06-27 | 2011-09-20 | Megica Corporation | Integrated circuit and method for fabricating the same |
US8421227B2 (en) | 2006-06-28 | 2013-04-16 | Megica Corporation | Semiconductor chip structure |
US7524731B2 (en) * | 2006-09-29 | 2009-04-28 | Freescale Semiconductor, Inc. | Process of forming an electronic device including an inductor |
TWI370515B (en) * | 2006-09-29 | 2012-08-11 | Megica Corp | Circuit component |
US8164176B2 (en) * | 2006-10-20 | 2012-04-24 | Infineon Technologies Ag | Semiconductor module arrangement |
DE102007010876B4 (en) * | 2007-03-06 | 2010-08-26 | Infineon Technologies Ag | Method for producing a semiconductor module |
US7705441B2 (en) * | 2007-03-06 | 2010-04-27 | Infineon Technologies Ag | Semiconductor module |
US8193636B2 (en) | 2007-03-13 | 2012-06-05 | Megica Corporation | Chip assembly with interconnection by metal bump |
US20080315347A1 (en) * | 2007-06-25 | 2008-12-25 | International Business Machines Corporation | Providing gaps in capping layer to reduce tensile stress for beol fabrication of integrated circuits |
SG193796A1 (en) | 2007-07-30 | 2013-10-30 | Stats Chippac Ltd | Semiconductor device and method of providing common voltage bus and wire bondable redistribution |
US8030775B2 (en) | 2007-08-27 | 2011-10-04 | Megica Corporation | Wirebond over post passivation thick metal |
US8153510B2 (en) * | 2009-05-01 | 2012-04-10 | Power Gold LLC | Semiconductor bond pad patterns and method of formation |
DE102011015162B4 (en) * | 2011-03-26 | 2013-12-24 | X-Fab Semiconductor Foundries Ag | High currents leading metal conductor for semiconductor devices |
US8772151B2 (en) | 2012-09-27 | 2014-07-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Passivation scheme |
KR20150064458A (en) * | 2013-12-03 | 2015-06-11 | 삼성전자주식회사 | Semiconductor chip and the method of forming the same |
US20150255362A1 (en) * | 2014-03-07 | 2015-09-10 | Infineon Technologies Ag | Semiconductor Device with a Passivation Layer and Method for Producing Thereof |
KR20160038094A (en) * | 2014-09-26 | 2016-04-07 | 코닝정밀소재 주식회사 | Substrate for color conversion of led and method of fabricating threof |
JP6315014B2 (en) * | 2016-03-23 | 2018-04-25 | 日亜化学工業株式会社 | Manufacturing method of semiconductor device |
US10354975B2 (en) | 2016-05-16 | 2019-07-16 | Raytheon Company | Barrier layer for interconnects in 3D integrated device |
CN108321503B (en) * | 2017-01-16 | 2020-05-15 | 群创光电股份有限公司 | Liquid crystal antenna device |
US11257745B2 (en) * | 2017-09-29 | 2022-02-22 | Intel Corporation | Electroless metal-defined thin pad first level interconnects for lithographically defined vias |
US10879224B2 (en) * | 2018-10-30 | 2020-12-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure, die and method of manufacturing the same |
DE102021118992A1 (en) | 2020-08-18 | 2022-02-24 | Infineon Technologies Ag | SEMICONDUCTOR DEVICE INCLUDING BONDINGPAD METALLIC STRUCTURE |
CN112951787A (en) * | 2021-01-27 | 2021-06-11 | 上海先方半导体有限公司 | Low-stress surface passivation structure for three-dimensional chip stacking |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0286829A2 (en) * | 1987-03-11 | 1988-10-19 | Hitachi, Ltd. | Electronic device comprising a polyimide layer, and method for its production |
US5504375A (en) * | 1992-03-02 | 1996-04-02 | International Business Machines Corporation | Asymmetric studs and connecting lines to minimize stress |
WO1998025297A1 (en) * | 1996-12-04 | 1998-06-11 | Seiko Epson Corporation | Electronic component and semiconductor device, method for manufacturing and mounting thereof, and circuit board and electronic equipment |
JP2000188306A (en) * | 1998-12-22 | 2000-07-04 | Sanyo Electric Co Ltd | Semiconductor device and its manufacture |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61187346A (en) * | 1985-02-15 | 1986-08-21 | Hitachi Ltd | Semiconductor device |
US5404375A (en) * | 1993-08-23 | 1995-04-04 | Westinghouse Electric Corp. | Process and apparatus for satellite data communication |
US6150722A (en) * | 1994-11-02 | 2000-11-21 | Texas Instruments Incorporated | Ldmos transistor with thick copper interconnect |
US5665996A (en) | 1994-12-30 | 1997-09-09 | Siliconix Incorporated | Vertical power mosfet having thick metal layer to reduce distributed resistance |
JPH08213422A (en) * | 1995-02-07 | 1996-08-20 | Mitsubishi Electric Corp | Semiconductor device and bonding pad structure thereof |
JP3699237B2 (en) * | 1996-03-13 | 2005-09-28 | セイコーインスツル株式会社 | Semiconductor integrated circuit |
US6140702A (en) | 1996-05-31 | 2000-10-31 | Texas Instruments Incorporated | Plastic encapsulation for integrated circuits having plated copper top surface level interconnect |
US5744843A (en) | 1996-08-28 | 1998-04-28 | Texas Instruments Incorporated | CMOS power device and method of construction and layout |
TW459323B (en) * | 1996-12-04 | 2001-10-11 | Seiko Epson Corp | Manufacturing method for semiconductor device |
US6093966A (en) * | 1998-03-20 | 2000-07-25 | Motorola, Inc. | Semiconductor device with a copper barrier layer and formation thereof |
JP2000091339A (en) * | 1998-09-10 | 2000-03-31 | Hitachi Ltd | Semiconductor device and its manufacture |
US6479900B1 (en) * | 1998-12-22 | 2002-11-12 | Sanyo Electric Co., Ltd. | Semiconductor device and method of manufacturing the same |
JP3439144B2 (en) * | 1998-12-22 | 2003-08-25 | 三洋電機株式会社 | Semiconductor device and manufacturing method thereof |
JP3798568B2 (en) * | 1999-02-18 | 2006-07-19 | ローム株式会社 | Semiconductor element |
US6387734B1 (en) * | 1999-06-11 | 2002-05-14 | Fujikura Ltd. | Semiconductor package, semiconductor device, electronic device and production method for semiconductor package |
US6277669B1 (en) * | 1999-09-15 | 2001-08-21 | Industrial Technology Research Institute | Wafer level packaging method and packages formed |
JP3450238B2 (en) * | 1999-11-04 | 2003-09-22 | Necエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
JP2001168126A (en) * | 1999-12-06 | 2001-06-22 | Sanyo Electric Co Ltd | Semiconductor device and method of fabrication |
US6593220B1 (en) * | 2002-01-03 | 2003-07-15 | Taiwan Semiconductor Manufacturing Company | Elastomer plating mask sealed wafer level package method |
-
2001
- 2001-11-30 US US09/998,507 patent/US6646347B2/en not_active Expired - Lifetime
-
2002
- 2002-11-13 KR KR1020047007923A patent/KR100922704B1/en not_active IP Right Cessation
- 2002-11-13 CN CNB028236831A patent/CN1326221C/en not_active Expired - Fee Related
- 2002-11-13 AU AU2002352683A patent/AU2002352683A1/en not_active Abandoned
- 2002-11-13 EP EP02789631A patent/EP1461830A2/en not_active Withdrawn
- 2002-11-13 WO PCT/US2002/036459 patent/WO2003049178A2/en active Application Filing
- 2002-11-13 JP JP2003550276A patent/JP4509562B2/en not_active Expired - Fee Related
- 2002-11-29 TW TW091134780A patent/TWI257658B/en not_active IP Right Cessation
-
2003
- 2003-05-29 US US10/447,457 patent/US6888246B2/en not_active Expired - Lifetime
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0286829A2 (en) * | 1987-03-11 | 1988-10-19 | Hitachi, Ltd. | Electronic device comprising a polyimide layer, and method for its production |
US5504375A (en) * | 1992-03-02 | 1996-04-02 | International Business Machines Corporation | Asymmetric studs and connecting lines to minimize stress |
WO1998025297A1 (en) * | 1996-12-04 | 1998-06-11 | Seiko Epson Corporation | Electronic component and semiconductor device, method for manufacturing and mounting thereof, and circuit board and electronic equipment |
JP2000188306A (en) * | 1998-12-22 | 2000-07-04 | Sanyo Electric Co Ltd | Semiconductor device and its manufacture |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 011, no. 017 (E-471), 17 January 1987 (1987-01-17) & JP 61 187346 A (HITACHI LTD), 21 August 1986 (1986-08-21) * |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004030056B4 (en) * | 2003-06-23 | 2014-02-13 | Denso Corporation | Molded semiconductor device |
JP2007073629A (en) * | 2005-09-05 | 2007-03-22 | Renesas Technology Corp | Structure of semiconductor element |
WO2010105853A1 (en) * | 2009-03-20 | 2010-09-23 | Microgan Gmbh | Vertically contacted electronic component and method for producing same |
US8998454B2 (en) | 2013-03-15 | 2015-04-07 | Sumitomo Electric Printed Circuits, Inc. | Flexible electronic assembly and method of manufacturing the same |
US9668352B2 (en) | 2013-03-15 | 2017-05-30 | Sumitomo Electric Printed Circuits, Inc. | Method of embedding a pre-assembled unit including a device into a flexible printed circuit and corresponding assembly |
Also Published As
Publication number | Publication date |
---|---|
TW200301922A (en) | 2003-07-16 |
WO2003049178A3 (en) | 2004-05-27 |
AU2002352683A8 (en) | 2003-06-17 |
US20030102563A1 (en) | 2003-06-05 |
JP4509562B2 (en) | 2010-07-21 |
KR100922704B1 (en) | 2009-10-22 |
US6646347B2 (en) | 2003-11-11 |
US20030232493A1 (en) | 2003-12-18 |
CN1326221C (en) | 2007-07-11 |
KR20040066135A (en) | 2004-07-23 |
EP1461830A2 (en) | 2004-09-29 |
JP2006501633A (en) | 2006-01-12 |
US6888246B2 (en) | 2005-05-03 |
TWI257658B (en) | 2006-07-01 |
CN1636271A (en) | 2005-07-06 |
AU2002352683A1 (en) | 2003-06-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6646347B2 (en) | Semiconductor power device and method of formation | |
JP4017173B2 (en) | Integration of bonding pads and high performance copper inductors | |
US7947592B2 (en) | Thick metal interconnect with metal pad caps at selective sites and process for making the same | |
DE112009001017B4 (en) | Multi-layer thick metallization structure for a microelectronic device, integrated circuit comprising the same, and methods of making an integrated circuit comprising the same | |
US7132726B2 (en) | Integrated semiconductor circuit having a logic and power metallization without intermetal dielectric | |
US6803323B2 (en) | Method of forming a component overlying a semiconductor substrate | |
US8093149B2 (en) | Semiconductor wafer and manufacturing method for semiconductor device | |
US7541275B2 (en) | Method for manufacturing an interconnect | |
US20030153173A1 (en) | Method of forming a novel top-metal fuse structure | |
US20150194398A1 (en) | Conductive Lines and Pads and Method of Manufacturing Thereof | |
US20160343662A1 (en) | Semiconductor structure and method for making same | |
JP2001160590A (en) | Method of forming wiring and method of manufacturing semiconductor device | |
US6395629B1 (en) | Interconnect method and structure for semiconductor devices | |
US5861341A (en) | Plated nickel-gold/dielectric interface for passivated MMICs | |
KR20030031172A (en) | Substractive metallization structure and method of making | |
KR20010102317A (en) | Pad metallization over active circuitry | |
KR100896841B1 (en) | Method for forming bond pad on fabricating a semiconductor device | |
KR100800892B1 (en) | Method for forming a metal wire of semiconductor device | |
US20240290735A1 (en) | Alloy for metal undercut reduction | |
JPH11330079A (en) | Po flow method for executing copper metalization | |
WO2004079791A2 (en) | Interconnect structure having improved stress migration reliability | |
JPS6265344A (en) | Formation of multilayer interconnection | |
KR20100078048A (en) | Method for manufacturing semiconductor device | |
JPH0794582A (en) | Semiconductor device and fabrication thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SC SD SE SG SK SL TJ TM TN TR TT TZ UA UG UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020047007923 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2003550276 Country of ref document: JP Ref document number: 20028236831 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2002789631 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 2002789631 Country of ref document: EP |