WO2003009374A1 - Procede de fabrication d'un dispositif a semi-conducteur - Google Patents

Procede de fabrication d'un dispositif a semi-conducteur Download PDF

Info

Publication number
WO2003009374A1
WO2003009374A1 PCT/JP2002/004255 JP0204255W WO03009374A1 WO 2003009374 A1 WO2003009374 A1 WO 2003009374A1 JP 0204255 W JP0204255 W JP 0204255W WO 03009374 A1 WO03009374 A1 WO 03009374A1
Authority
WO
WIPO (PCT)
Prior art keywords
semiconductor device
production method
field effect
effect transistor
impurities
Prior art date
Application number
PCT/JP2002/004255
Other languages
English (en)
Japanese (ja)
Inventor
Takeshi Sakai
Kazuyoshi Shiba
Shiro Kamohara
Nobue Nakajima
Kenichi Kuroda
Original Assignee
Renesas Technology Corp.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp. filed Critical Renesas Technology Corp.
Publication of WO2003009374A1 publication Critical patent/WO2003009374A1/fr

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66575Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823807Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823857Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823892Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)

Abstract

L'invention concerne un procédé consistant à former un film d'isolation de grille (3) et une électrode grille (4a) sur un substrat semi-conducteur (1S) en vue d'améliorer les propriétés électriques d'un transistor à effet de champ, puis à introduire des impuretés destinées à former la zone de canal (6) du transistor à effet de champ.
PCT/JP2002/004255 2001-07-16 2002-04-26 Procede de fabrication d'un dispositif a semi-conducteur WO2003009374A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001214811A JP2003031680A (ja) 2001-07-16 2001-07-16 半導体装置の製造方法
JP2001-214811 2001-07-16

Publications (1)

Publication Number Publication Date
WO2003009374A1 true WO2003009374A1 (fr) 2003-01-30

Family

ID=19049568

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2002/004255 WO2003009374A1 (fr) 2001-07-16 2002-04-26 Procede de fabrication d'un dispositif a semi-conducteur

Country Status (2)

Country Link
JP (1) JP2003031680A (fr)
WO (1) WO2003009374A1 (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7825488B2 (en) * 2006-05-31 2010-11-02 Advanced Analogic Technologies, Inc. Isolation structures for integrated circuits and modular methods of forming the same
JP4718104B2 (ja) * 2003-02-17 2011-07-06 ルネサスエレクトロニクス株式会社 半導体装置
JP2010153683A (ja) * 2008-12-26 2010-07-08 Hitachi Ltd 半導体装置
WO2013027524A1 (fr) * 2011-08-24 2013-02-28 シャープ株式会社 Élément d'imagerie à semi-conducteur

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6032354A (ja) * 1983-08-02 1985-02-19 Matsushita Electronics Corp 半導体集積回路
JPH0321074A (ja) * 1989-06-19 1991-01-29 Hitachi Ltd 半導体集積回路装置
JPH03155156A (ja) * 1989-11-13 1991-07-03 Seiko Epson Corp 半導体装置の製造方法
JPH07135314A (ja) * 1993-11-11 1995-05-23 Asahi Chem Ind Co Ltd 半導体装置の製造方法
JPH08186179A (ja) * 1994-12-28 1996-07-16 Sony Corp 相補型半導体装置
JP2001085533A (ja) * 1999-09-14 2001-03-30 Denso Corp 半導体装置及びその製造方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6032354A (ja) * 1983-08-02 1985-02-19 Matsushita Electronics Corp 半導体集積回路
JPH0321074A (ja) * 1989-06-19 1991-01-29 Hitachi Ltd 半導体集積回路装置
JPH03155156A (ja) * 1989-11-13 1991-07-03 Seiko Epson Corp 半導体装置の製造方法
JPH07135314A (ja) * 1993-11-11 1995-05-23 Asahi Chem Ind Co Ltd 半導体装置の製造方法
JPH08186179A (ja) * 1994-12-28 1996-07-16 Sony Corp 相補型半導体装置
JP2001085533A (ja) * 1999-09-14 2001-03-30 Denso Corp 半導体装置及びその製造方法

Also Published As

Publication number Publication date
JP2003031680A (ja) 2003-01-31

Similar Documents

Publication Publication Date Title
WO2003103032A3 (fr) Procede de fabrication d'un dispositif semi-conducteur comportant un dielectrique de grille a fort coefficient k
EP1434281A3 (fr) Méthode de fabrication d'un transistor à couche mince, substrat et circuit électrique
TW200419802A (en) Structure of multiple-gate transistor and method for manufacturing the same
WO2006025609A3 (fr) Transistor a couche mince et son procede de fabrication
WO2004038808A3 (fr) Dispositifs mofset a double grille et a triple grille et procedes de fabrication de ces dispositifs
EP1531496A3 (fr) Dispositif semi-conducteur comprenant des transistors et son procédé de fabrication
TW200618121A (en) Method of forming a semiconductor device and structure thereof
WO2005050713A3 (fr) Transistors haute tension sur substrats isolants
EP0820096A3 (fr) Dispositif semi-conducteur et son procédé de fabrication
GB2415542B (en) Thin film transistor array substrate and fabricating method thereof
WO2003058723A1 (fr) Transistor a film mince organique et son procede de fabrication
SG161098A1 (en) Semiconductor device and manufacturing method thereof
TW200707632A (en) Semiconductor device and forming method thereof
WO2003100865A3 (fr) Structure de transistor a effet de champ hyperfrequence
TW200711005A (en) Method of forming a semiconductor device having asymmetric dielectric regions and structure thereof
TW200520070A (en) A method for making a semiconductor device having a metal gate electrode
WO2004051712A3 (fr) Nouveau transistor a effet de champ et son procede de fabrication
EP1227513A3 (fr) Méthode de fabrication d'un diélectrique de porte ayant une constante diélectrique variable
SG152247A1 (en) Method of manufacturing a semiconductor structure
TW200509244A (en) A selective etch process for making a semiconductor device having a high-k gate dielectric
WO2000030182A3 (fr) Transistors a effet de champ a seuil de fermi et a drain decale
GB2437447A (en) Memory device having trapezoidal bitlines and method of fabricating same
TWI256124B (en) Electrostatic discharge protection device and method of manufacturing the same
TW200505274A (en) Electro-luminescence device including a thin film transistor and method of fabricating an electro-luminescence device
WO2003003452A3 (fr) Composant semi-conducteur et son procede de fabrication

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): CN KR SG US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase