WO2002103799A3 - Verfahren zum herstellen eines speicherbauelements - Google Patents
Verfahren zum herstellen eines speicherbauelements Download PDFInfo
- Publication number
- WO2002103799A3 WO2002103799A3 PCT/EP2002/006512 EP0206512W WO02103799A3 WO 2002103799 A3 WO2002103799 A3 WO 2002103799A3 EP 0206512 W EP0206512 W EP 0206512W WO 02103799 A3 WO02103799 A3 WO 02103799A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- control electrode
- electrode strips
- producing
- memory component
- memory
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/50—Peripheral circuit region structures
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
- Read Only Memory (AREA)
Abstract
Die vorliegende Erfindung schafft ein Verfahren zum Herstellen eines Speicherbauelements, das einen Speicherzellenbereich (104) mit Speicherzellen und ersten Steuerelektrodenbahnen (162) zum Ansteuern der einzelnen Speicherzellen und einen Peripheriebereich (106) mit Peripherieelementen und zweiten Steuerelektrodenbahnen (164) zum Ansteuern der Peripherieelemente aufweist. Das Verfahren ermöglicht eine nahezu beliebige Einstellung der Ausdehnung der zweiten Steuerelektrodenbahnen (164) in dem Peripheriebereich (106) auf minimale Linienbreiten ohne die Ausdehnung der ersten Steuerelektrodenbahnen (162) in dem Speicherzellenbereich (104) zu beeinflussen oder zu ändern.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020037016505A KR100571773B1 (ko) | 2001-06-18 | 2002-06-13 | 메모리 소자 제조방법 |
US10/480,999 US7012003B2 (en) | 2001-06-18 | 2002-06-13 | Memory for producing a memory component |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE10128933.2 | 2001-06-18 | ||
DE10128933A DE10128933A1 (de) | 2001-06-18 | 2001-06-18 | Verfahren zum Herstellen eines Speicherbauelements |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002103799A2 WO2002103799A2 (de) | 2002-12-27 |
WO2002103799A3 true WO2002103799A3 (de) | 2003-05-01 |
Family
ID=7688312
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2002/006512 WO2002103799A2 (de) | 2001-06-18 | 2002-06-13 | Verfahren zum herstellen eines speicherbauelements |
Country Status (5)
Country | Link |
---|---|
US (1) | US7012003B2 (de) |
KR (1) | KR100571773B1 (de) |
DE (1) | DE10128933A1 (de) |
TW (1) | TW571399B (de) |
WO (1) | WO2002103799A2 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI304633B (en) * | 2003-08-25 | 2008-12-21 | Promos Technologies Inc | Semiconductor device and fabricating method thereof |
KR100954107B1 (ko) * | 2006-12-27 | 2010-04-23 | 주식회사 하이닉스반도체 | 반도체 소자의 제조방법 |
US8440569B2 (en) * | 2007-12-07 | 2013-05-14 | Cadence Design Systems, Inc. | Method of eliminating a lithography operation |
US8399347B2 (en) * | 2010-08-23 | 2013-03-19 | Micron Technology, Inc. | Integrated circuits and methods of forming conductive lines and conductive pads therefor |
CN113745228B (zh) * | 2020-05-29 | 2024-03-29 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其形成方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5289422A (en) * | 1990-11-01 | 1994-02-22 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having dummy wiring pattern therein and manufacturing method thereof |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5661053A (en) * | 1994-05-25 | 1997-08-26 | Sandisk Corporation | Method of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers |
-
2001
- 2001-06-18 DE DE10128933A patent/DE10128933A1/de not_active Withdrawn
-
2002
- 2002-06-07 TW TW091112437A patent/TW571399B/zh not_active IP Right Cessation
- 2002-06-13 WO PCT/EP2002/006512 patent/WO2002103799A2/de not_active Application Discontinuation
- 2002-06-13 US US10/480,999 patent/US7012003B2/en not_active Expired - Fee Related
- 2002-06-13 KR KR1020037016505A patent/KR100571773B1/ko not_active IP Right Cessation
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5289422A (en) * | 1990-11-01 | 1994-02-22 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having dummy wiring pattern therein and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
DE10128933A1 (de) | 2003-01-02 |
TW571399B (en) | 2004-01-11 |
WO2002103799A2 (de) | 2002-12-27 |
US20050020009A1 (en) | 2005-01-27 |
KR20040012941A (ko) | 2004-02-11 |
KR100571773B1 (ko) | 2006-04-17 |
US7012003B2 (en) | 2006-03-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ZA997058B (en) | Game machine and method of controlling the same. | |
AU2586799A (en) | Method of quality control in manufacturing processes | |
AU2002230746A1 (en) | Thin, high capacity absorbent structure and method for producing same | |
AU2002300818A1 (en) | Game machine and method for controlling the game machine | |
AU2001271903A1 (en) | Multiple chamber airbag and method of producing the same | |
AU5269401A (en) | Semiconductor manufacturing system and control method thereof | |
DE69616184D1 (de) | Magnetische Kältemittelzusammensetzungen sowie Herstellungsverfahren und Benutzung | |
AU2002219945A1 (en) | Composition and method for treating snoring | |
AU2002359046A1 (en) | Dehumidifying element and manufacturing method for the same | |
AU4424196A (en) | Method of controlling ph in the vicinity of biodegradable implants, and method of increasing surface porosity | |
AU2001280949A1 (en) | Wafer area pressure control | |
AU2003244020A1 (en) | Game system, game system control method, and program | |
AU2520601A (en) | Controller and controlling method thereof | |
EP1329896A4 (de) | Halbleiterspeicher und steuerverfahren | |
EP2237281B8 (de) | Halbleiterspeichervorrichtung und Steuerverfahren dafür | |
WO2002103799A3 (de) | Verfahren zum herstellen eines speicherbauelements | |
AU2002359935A1 (en) | Perforated sheet and method of manufacturing the sheet | |
AU4884501A (en) | Cell- or organ-differentiation controllers and method of controlling morphogenesis by using the same | |
AU7943898A (en) | Floating island and method for controlling the same | |
AU2002300820A1 (en) | Game machine and method for controlling the game machine | |
AU2001288789A1 (en) | Airbag and method for producing the same | |
EP1109318A4 (de) | Regler für eine phasenregelschleife, verfahren zur reglung einer phasenregelschleife und begrenzer | |
AU2001275959A1 (en) | Method of treating the syndrome of type 2 diabetes in humans | |
GB2362770B (en) | Variable gain control circuit and method | |
AU2001269283A1 (en) | Distributed control method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): JP KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020037016505 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10480999 Country of ref document: US |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: JP |