WO2001093323A2 - Method of removing rie lag in a deep trench silicon etching step - Google Patents

Method of removing rie lag in a deep trench silicon etching step Download PDF

Info

Publication number
WO2001093323A2
WO2001093323A2 PCT/US2001/015997 US0115997W WO0193323A2 WO 2001093323 A2 WO2001093323 A2 WO 2001093323A2 US 0115997 W US0115997 W US 0115997W WO 0193323 A2 WO0193323 A2 WO 0193323A2
Authority
WO
WIPO (PCT)
Prior art keywords
etching
trench
recited
passivation layer
etch
Prior art date
Application number
PCT/US2001/015997
Other languages
French (fr)
Other versions
WO2001093323A3 (en
Inventor
Munir D. Naeem
Brian S. Lee
Gangadhara S. Mathad
Heon Lee
Byeong Yeol Kim
Elizabeth Morales
Stephan P. Kudelka
Rajiv Ranade
Young-Jin Park
Original Assignee
Infineon Technologies North America Corp.
International Business Machines Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies North America Corp., International Business Machines Corporation filed Critical Infineon Technologies North America Corp.
Priority to EP01937501A priority Critical patent/EP1285460A2/en
Priority to KR1020027016302A priority patent/KR100801771B1/en
Publication of WO2001093323A2 publication Critical patent/WO2001093323A2/en
Publication of WO2001093323A3 publication Critical patent/WO2001093323A3/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3081Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/3065Plasma etching; Reactive-ion etching

Definitions

  • the present invention is related to the fabrication of semiconductor devices, and more particularly, to etching a high aspect ratio deep trench DRAM to build capacitors in Si substrates.
  • DT capacitors deep trenches
  • a deep hole of somewhat conical shape is etched out of a Si substrate wafer by a commonly used dry etch method known as reactive ion etching (RIE).
  • RIE reactive ion etching
  • a dielectric material usually with a high dielectric constant is deposited in a form of a conformal layer inside a DT.
  • the inner surface on one side of the trench, and a conductive or a semiconductor material fill on the other side of the dielectric material serve as capacitor plates.
  • the film thickness of the dielectric material is inversely proportional to the charge the film can hold. Thus, the thickness of the film is kept to a minimum to the extent allowed by the process capability.
  • the surface area of the dielectric film is directly proportional to the charge holding capacity, also known as capacitance. Accordingly, the capacitance of the device depends on the inner surface area of the DT etched in Si.
  • GR shrinking ground rule shrinking
  • the direct result of GR shrinkage is that the circumference or the perimeter of the DT ends up substantially reduced.
  • its depth In order to maintain the capacitance requirements of the DT capacitor, its depth must be constantly increased. Such a situation leads to a high aspect ratio, which is defined as the ratio of the depth of the etched structure relative to its width (i.e., if in a planar view, the structure is square or rectangular) or to its diameter (i.e., if in a planar view the structure is circular or elliptical in shape).
  • etch process in general, and RIE process in particular, are heavily dependent on the aspect ratio of the structure.
  • a typical RIE process used for etching generally involves the deposition of oxide (Si0 2 ) or nitride (Si 3 N 4 ) films used as a hard mask.
  • a photolithography process is then employed to open holes in the hard mask.
  • the holes are etched in the Si substrate to form the DT.
  • the process of forming DT's using RIE is well known in the art, and is described, e.g., in U.S. Patents No. 4,784,720; 5,409,563; 5,501,893; 5,605,600 and 5,409,563.
  • the DT Si RIE process is relatively complex. Etching is performed in equipment wherein gaseous species, usually containing Cl 2 , F and Br, are ionized. Etching is achieved by a combination of several mechanisms such as ion bombardment, ion assisted chemical etching and chemical etching (dominated by radicals).
  • the profile and shape control of DT is very important for other process reasons.
  • the RIE process which is, essentially, a controlled way of deposition and etching are tailored to control the profile and prevent the isotropic etching. This objective is achieved by controlling the formation of deposition called passivation and its etching.
  • nitride (20) and oxide (30) films are conventionally deposited on a Si substrate 10.
  • the processes of lithography follows, and a hard mask consisting of films 20 and 30 is etched. After etching the hard mask, Si etching is performed and DT 40 is etched in the substrate.
  • the process involves the formation of a passivation layer 50.
  • Known in the prior art is the fact that the process is designed in such a manner that the controlled growth of passivation layer 50 prevents isotropic etching to help control the DT profile.
  • the thickness of film 50 ranges from 20 to 40 nm in a conventional processes described in prior art.
  • the presence of a thick passivation layer 50 on the entire inner surface of DT 40 during an etch process leads to a significantly slower Si etch rate. This event can be attributed to the aspect ratio which, typically, can exceed 45.
  • the aspect ratio dependent (ARD) slowdown of the Si etch rate is called RIE lag.
  • ARD aspect ratio dependent
  • One reason is that the thickness of film 50 continues to grow on each side of the DT 40, leading to a further narrowing of the DT.
  • the films 50 grow to the extent that they eventually join each other, blocking the passage of etch species into the DT and the removal of etch byproducts from the DT. This blockage is significant for smaller GR etch process in standard semiconductor manufacturing processes.
  • the aforementioned problem finds its way in many instances, e.g., during the construction of certain classes of semiconductor devices, such as DRAMs (dynamic random access memory) which typically use two types of capacitors to store charges: i) capacitors formed in deep trench holes in crystalline silicon and ii) stacked capacitors.
  • DRAMs dynamic random access memory
  • the important device parameter in these memory devices is the capacitance value of the memory cell. Higher values are preferred to increase the charge retention time in these cells.
  • the capacitance value of a cell is proportional to the trench wall area, which in turn depends linearly upon the trench depth for a given trench opening dimension. As previously described, achieving large trench depths is therefore of utmost importance to fabricating robust memory cells having large retention time.
  • etching of trenches is normally performed in a complex plasma consisting of several gas mixtures. Silicon etching in these plasmas is by the reaction of neutral species, such as F, Br or other halogens, enhanced by ion activation of the silicon surface. High etch rates are achievable only if adequate neutral and ion flux as well as high ion energies are available at the etching front. Etching deep or high aspect ratio trench holes is therefore plagued by physical laws: the flux of neutral and ionic species at the bottom surface of the trench decreases with increase in depth or aspect ratio (AR) and the ion energy decreases at larger depths due to inelastic scattering of ions on trench walls. The reduction of etch rate results render the etching of deep trenches very difficult. This effect is generally called RIE lag or aspect ratio dependent etching (ARDE). Reduction of the RIE lag is important for achieving deep trenches with high etch rates.
  • neutral species such as F, Br or other halogens
  • the second factor in trench etching is anisotropy of the etched profiles. Because of close placement of trenches in a silicon chip of high memory density, it is necessary for the trench profiles to be near-vertical to prevent the merging of adjacent trench walls. Since some halogen species (e.g., F) in the plasma tend to etch silicon with high degree of isotropy, some type of sidewall passivation is needed to prevent lateral etching of silicon, particularly when F-containing gases (e.g., NF 3 , SF ⁇ ) are used. The control of this passivation film becomes more critical if high AR trenches are to be achieved. In some processes in the literature, deposition of side wall passivation film is done by adding gases like oxygen to the etching plasma.
  • F-containing gases e.g., NF 3 , SF ⁇
  • a RIE process wherein a partial DT is etched into a substrate to achieve a predetermined DT depth 60.
  • a film is allowed to grow to a certain thickness still below the extent that would close the opening of the deep trench.
  • a passivation film is then removed by a non-RIE etching process.
  • the non-RIE process to remove this film can be wet etched with chemicals such as hydrofluoric acid (buffered or non buffered) or, alternatively, vapor phase, non-ionized chemicals, such as anhydrous hydrofluoric acid.
  • the DT having a desired depth is exposed to a passivation build up process within an RIE or oxidation process so that a thin film is built up ensuring that the opening passage to the trench is not blocked any further or at the very least, minimally blocked.
  • the processing conditions of this step are such that the build up of the film is uniform in the interior of DT to the extent of its depth.
  • This step is referred to as in-situ passivation build up and is carried out to prevent further lateral or isotropic etch of the DT during the following etching step.
  • a further RIE process is carried out to increase the depth of the DT.
  • an inventive step is employed wherein the film is etched away at the bottom of the DT. This allows the etching of the substrate, preferably Si, only in a vertical direction to increase the DT depth further and prevent anisotropic etching.
  • the DT depth is increased to 90 substantially by repeating the aforementioned process in a cyclic fashion, i.e., i) RIE or dry etch; ii) wet or non-ionized vapor phase passivation removal; iii) in-situ passivation formation; and iv) break through and further RIE etch of deep trenches.
  • a method of etching high aspect ratio trenches in a semiconductor device that includes the the steps of: 1) depositing a hardmask on a substrate; 2) patterning the hardmask; 3) using the hardmask, etching the substrate with a substantially directional etch process to form a trench, the etch process resulting in a deposition of a passivation layer interior to the trench; and 4) repeatedly etching the substrate: a) under varied process conditions to partially remove the passivation layer, partially in-situ or ex-situ regrowth (deposition) of the passivation , and b) with the substantially directional etch process, such that the etching etches the trench to a desired aspect ratio.
  • Fig. 1 shows a schematic diagram of a cross-section of a prior art patterned DT mask stack
  • Fig. 2 shows a schematic diagram of a cross-section of a partially etched silicon DT in accordance with one embodiment of the present invention
  • Fig. 3 is a schematic diagram of a cross-section of a DT with: i) a partially and ii) a completely removed Si0 2 , such as a side wall passivation film using anhydrous HP vapor;
  • Fig. 4 illustrates a schematic diagram of a cross-section of a DT after in-situ or ex-situ oxidation of a Si trench wall
  • Fig. 5 shows a schematic of a cross-section of a fully etched trench using a combination of previously described process steps shown in Fig 2 - 4, with the sidewall deposit removed;
  • Fig. 6 illustrates an SEM view of a cross-section of a DT before removal of the side wall passivation film formed during DT etch together with various interface boundaries.
  • the wafer with patterned a hard mask stack (no resist is present at this time), shown in prior art Fig. 1, is placed in a plasma reactor facilitated with various gas lines and RF power supplies.
  • the mask stack consists of a PETEOS (Plasma enhanced tetra-ethil-oxy-silicate) layer or some other similar cap oxide film 35, another doped oxide layer like BSG (Boro silicate glass) or BPSG (Boro phosphate silicate glass) film 30, a nitride film 20, and a thin pad oxide layer 25, all deposited on silicon substrate 10.
  • the plasma used in this step consists of HBr, NF 3 , and 0 2 gas mixtures at less than 500 W RF power.
  • the range of other process parameters are: wafer electrode temperature of 20 -150 C, wafer backside helium pressure of 2 - 30 torr, reactor pressure of 20 - 300 mtorr, gas flows of 100 - 300 seem HBr, 4 - 25 seem NF 3 , 0 - 25 seem 0 2 or He-0 2 mixture.
  • This process step etches any native oxide present on the surface of open silicon areas and prevents formation of micro masking which, if present would produce rough or grassy silicon surface during trench etching step 2. During this process, some of the silicon in the substrate may get etched.
  • Fig. 3 using the same reactor as in step 1 and with the wafer in place, the process is changed so that the RF power now is set in the range of 200 - 3000 watts.
  • the remaining process parameters are set in the same range as in step 1.
  • Silicon etching is completed when the depth 60 achieved is in the range of 20 - 50% of the final depth required. In a typical embodiment, the depth is 40 % of the final depth.
  • some deposit 50 is built up on the side walls of the trench 40, the thickness x being dependent on the etching time.
  • the partially built up side wall deposit 50 is seen in Fig. 3, with the partially closed trench opening 45.
  • etching is used.
  • the wafer is taken out of the plasma reactor and the wafer/s are immersed in a tank of buffered HF or similar etchants that can etch the side wall film 50.
  • concentration of the chemicals and the etching time is dependent upon the time of etching and process conditions used in step 2 and the thickness of deposit 50. Typical etching times are 10 - 60 sec in a solution of 10% solution of HF in water.
  • anhydrous hydrofluoric acid (A-HF) vapor is used to remove the sidewall deposits 50.
  • the wafer is taken out of the plasma reactor in step 2 and placed in a vapor reactor connected with A-HF gas supply.
  • This reactor is typically operated at atmospheric pressure although it can also be operated under vacuum conditions.
  • the wafer is first exposed to pure water vapor to change the surface condition of the wafer and then exposed to 30 - 50% of HF vapor for 5 - 50 sec.
  • the platen on which the wafer is placed is kept at room temperature in this embodiment, although the HF vapor reaction can also be carried out at higher than room temperature.
  • exposure of the wafer to A-HF vapor can be done in the same plasma reactor used in steps 1 and 2, except that no plasma is struck when using this part of the process.
  • the HF and water vapor lines are directly connected to the reactor.
  • a vapor reactor can be incorporated on the same cluster platform as the plasma etching reactor of steps 1 and 2. After etching is completed as in steps 1 and 2, the wafer is moved, preferably, by way of a robot, to the vapor reactor and vapor etching is completed.
  • the wafer is then transported to either an oxidation furnace or to the plasma reactor of step, 1 or 2.
  • the wafer is placed in the plasma reactor, where using an oxygen plasma the trench walls are slightly oxidized to build up a thin oxide film 70 on the exposed trench surfaces.
  • the typical plasma oxidation conditions are: wafer electrode temperature of 20 - 150 C, wafer backside helium pressure of 5 -20 torr, reactor pressure of 25 - 250 mtorr, oxygen flow of 5 - 50 seem, and RF power of 100 - 500 watt.
  • oxygen is used as an oxidizing gas, other oxidizing gases like N0 2 , N 2 + 0 2 , He + 0 2 can be used..
  • the wafer is transported either from the oxidation furnace to or left in the plasma etching reactor of step 1 or 2.
  • trench etching in silicon is continued either to completion or to another intermediate depth 90.
  • Fig. 5 The final deep trench before wet etching the side wall film is shown in Fig. 5 and an SEM (Scanning Electron Microscope) is shown in Fig. 6.
  • SEM Sccanning Electron Microscope

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Semiconductor Memories (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

A method of minimizing RIE lag (i.e., the neutral and ion fluxes at the bottom of a deep trench (DT) created during the construction of the trench opening using a side wall film deposition)) in DRAMs having a large aspect ratio (i.e., > 30:1) is described. The method forms a passivation film to the extent necessary for preventing isotropic etching of the substrate, hence maintaining the required profile and the shape of the DT within the substrate. The RIE process described provides a partial DT etched into a substrate to achieve the predetermined depth. The passivation film is allowed to grow to a certain thickness still below the extent that it would close the opening of the deep trench. Alternatively, the passivation film is removed by a non-RIE etching process. The non-RIE process that removes the film can be wet etched with chemicals, such as hydrofluoric acid (buffered or non buffered) or, alternatively, using vapor phase and/or non-ionized chemicals, such as anhydrous hydrofluoric acid. The controlled thickness of the film allows achieving a predetermined DT depth for high aspect ratio structures

Description

METHOD OF REDUCING RIE LAG FOR DEEP TRENCH SILICON ETCHING
Field of Invention
The present invention is related to the fabrication of semiconductor devices, and more particularly, to etching a high aspect ratio deep trench DRAM to build capacitors in Si substrates.
Background of the Invention
The fabrication of deep trenches (DT) in Si substrates is one method of making charge storage cells, referred to as DT capacitors. A deep hole of somewhat conical shape is etched out of a Si substrate wafer by a commonly used dry etch method known as reactive ion etching (RIE). A dielectric material usually with a high dielectric constant is deposited in a form of a conformal layer inside a DT. The inner surface on one side of the trench, and a conductive or a semiconductor material fill on the other side of the dielectric material serve as capacitor plates. The film thickness of the dielectric material is inversely proportional to the charge the film can hold. Thus, the thickness of the film is kept to a minimum to the extent allowed by the process capability. The surface area of the dielectric film is directly proportional to the charge holding capacity, also known as capacitance. Accordingly, the capacitance of the device depends on the inner surface area of the DT etched in Si.
There is today an ever increasing need to make the DT smaller to conserve space on the substrate and, hence, to increase productivity. This reduction process is known to practitioners in the art as ground rule (GR) shrinking. The direct result of GR shrinkage is that the circumference or the perimeter of the DT ends up substantially reduced. In order to maintain the capacitance requirements of the DT capacitor, its depth must be constantly increased. Such a situation leads to a high aspect ratio, which is defined as the ratio of the depth of the etched structure relative to its width (i.e., if in a planar view, the structure is square or rectangular) or to its diameter (i.e., if in a planar view the structure is circular or elliptical in shape).
The etch process in general, and RIE process in particular, are heavily dependent on the aspect ratio of the structure. A typical RIE process used for etching generally involves the deposition of oxide (Si02) or nitride (Si3N4) films used as a hard mask. A photolithography process is then employed to open holes in the hard mask. In subsequent steps, the holes are etched in the Si substrate to form the DT. The process of forming DT's using RIE is well known in the art, and is described, e.g., in U.S. Patents No. 4,784,720; 5,409,563; 5,501,893; 5,605,600 and 5,409,563.
The DT Si RIE process is relatively complex. Etching is performed in equipment wherein gaseous species, usually containing Cl2, F and Br, are ionized. Etching is achieved by a combination of several mechanisms such as ion bombardment, ion assisted chemical etching and chemical etching (dominated by radicals). The profile and shape control of DT is very important for other process reasons. The RIE process which is, essentially, a controlled way of deposition and etching are tailored to control the profile and prevent the isotropic etching. This objective is achieved by controlling the formation of deposition called passivation and its etching.
The role of passivation in DT etching and profile has been described by Muller et al. in the aforementioned U.S. Patent No. 5,605,600, wherein the effect of substrate temperature on the formation of passivation is described in full detail. The process of high aspect ration etching is also described by Cathey in the previously mentioned U.S. Patent No. 5,409,563.
With the requirement of GR shrinkage, the control of DT side wall (SW) passivation has become a fundamental issue and an impediment in achieving deeper DTs. As shown in Fig 1 , nitride (20) and oxide (30) films are conventionally deposited on a Si substrate 10. The processes of lithography follows, and a hard mask consisting of films 20 and 30 is etched. After etching the hard mask, Si etching is performed and DT 40 is etched in the substrate. The process involves the formation of a passivation layer 50. Known in the prior art is the fact that the process is designed in such a manner that the controlled growth of passivation layer 50 prevents isotropic etching to help control the DT profile. On average, the thickness of film 50 ranges from 20 to 40 nm in a conventional processes described in prior art. However, the presence of a thick passivation layer 50 on the entire inner surface of DT 40 during an etch process leads to a significantly slower Si etch rate. This event can be attributed to the aspect ratio which, typically, can exceed 45. The aspect ratio dependent (ARD) slowdown of the Si etch rate is called RIE lag. One reason is that the thickness of film 50 continues to grow on each side of the DT 40, leading to a further narrowing of the DT. The films 50 grow to the extent that they eventually join each other, blocking the passage of etch species into the DT and the removal of etch byproducts from the DT. This blockage is significant for smaller GR etch process in standard semiconductor manufacturing processes.
The aforementioned problem finds its way in many instances, e.g., during the construction of certain classes of semiconductor devices, such as DRAMs (dynamic random access memory) which typically use two types of capacitors to store charges: i) capacitors formed in deep trench holes in crystalline silicon and ii) stacked capacitors. The important device parameter in these memory devices is the capacitance value of the memory cell. Higher values are preferred to increase the charge retention time in these cells. In the case of trench capacitor based devices, the capacitance value of a cell is proportional to the trench wall area, which in turn depends linearly upon the trench depth for a given trench opening dimension. As previously described, achieving large trench depths is therefore of utmost importance to fabricating robust memory cells having large retention time.
The etching of trenches is normally performed in a complex plasma consisting of several gas mixtures. Silicon etching in these plasmas is by the reaction of neutral species, such as F, Br or other halogens, enhanced by ion activation of the silicon surface. High etch rates are achievable only if adequate neutral and ion flux as well as high ion energies are available at the etching front. Etching deep or high aspect ratio trench holes is therefore plagued by physical laws: the flux of neutral and ionic species at the bottom surface of the trench decreases with increase in depth or aspect ratio (AR) and the ion energy decreases at larger depths due to inelastic scattering of ions on trench walls. The reduction of etch rate results render the etching of deep trenches very difficult. This effect is generally called RIE lag or aspect ratio dependent etching (ARDE). Reduction of the RIE lag is important for achieving deep trenches with high etch rates.
The second factor in trench etching is anisotropy of the etched profiles. Because of close placement of trenches in a silicon chip of high memory density, it is necessary for the trench profiles to be near-vertical to prevent the merging of adjacent trench walls. Since some halogen species (e.g., F) in the plasma tend to etch silicon with high degree of isotropy, some type of sidewall passivation is needed to prevent lateral etching of silicon, particularly when F-containing gases (e.g., NF3, SFβ) are used. The control of this passivation film becomes more critical if high AR trenches are to be achieved. In some processes in the literature, deposition of side wall passivation film is done by adding gases like oxygen to the etching plasma.
Objects of the Invention
Accordingly, it is a primary object of the invention to provide a method of eliminating or at least minimizing RIE lag during the manufacture of DTs in DRAM devices or similar memory structures having a large aspect ratio (i.e., > 30:1).
It is another object of the invention to provide an etching process that prevents the formation of a side wall film to an extent where it hinders further removal of material from a DT.
It is yet another object of the invention to provide a process of forming a film to an extent that is necessary to prevent isotropic etching of a substrate, hence maintaining the required profile and the shape of a DT within a semiconductor substrate.
It is still another object of the invention to provide a method of using RIE and wet etching in an -alternate process referred to as cyclic etch process, wherein a controlled thickness of a film is maintained to achieve a predetermined DT depth for high aspect ratio structures.
It is a further object of the invention to reduce the neutral and ion fluxes at the trench bottom created during the construction of a trench opening using a side wall film deposition.
It is still a further object of the invention to enhance the capacitance of a DRAM cell by etching deeper trenches
Summary of the Invention
In one aspect of the invention, there is provided a RIE process wherein a partial DT is etched into a substrate to achieve a predetermined DT depth 60. A film is allowed to grow to a certain thickness still below the extent that would close the opening of the deep trench.
In another aspect of the invention, a passivation film is then removed by a non-RIE etching process. The non-RIE process to remove this film can be wet etched with chemicals such as hydrofluoric acid (buffered or non buffered) or, alternatively, vapor phase, non-ionized chemicals, such as anhydrous hydrofluoric acid.
In yet another aspect of the invention, the DT having a desired depth is exposed to a passivation build up process within an RIE or oxidation process so that a thin film is built up ensuring that the opening passage to the trench is not blocked any further or at the very least, minimally blocked. The processing conditions of this step are such that the build up of the film is uniform in the interior of DT to the extent of its depth. This step is referred to as in-situ passivation build up and is carried out to prevent further lateral or isotropic etch of the DT during the following etching step.
In still another aspect of the invention, a further RIE process is carried out to increase the depth of the DT. In this process, an inventive step is employed wherein the film is etched away at the bottom of the DT. This allows the etching of the substrate, preferably Si, only in a vertical direction to increase the DT depth further and prevent anisotropic etching. The DT depth is increased to 90 substantially by repeating the aforementioned process in a cyclic fashion, i.e., i) RIE or dry etch; ii) wet or non-ionized vapor phase passivation removal; iii) in-situ passivation formation; and iv) break through and further RIE etch of deep trenches.
Accordingly, it is provided a method of etching high aspect ratio trenches in a semiconductor device that includes the the steps of: 1) depositing a hardmask on a substrate; 2) patterning the hardmask; 3) using the hardmask, etching the substrate with a substantially directional etch process to form a trench, the etch process resulting in a deposition of a passivation layer interior to the trench; and 4) repeatedly etching the substrate: a) under varied process conditions to partially remove the passivation layer, partially in-situ or ex-situ regrowth (deposition) of the passivation , and b) with the substantially directional etch process, such that the etching etches the trench to a desired aspect ratio.
BRIEF DESCRIPTION OF THE DRAWINGS
The foregoing and other aspects, objects and advantages of the present invention will be better understood from the following detailed description of the invention when taken in conjunction with the accompanying drawings, in which:.
Fig. 1 shows a schematic diagram of a cross-section of a prior art patterned DT mask stack;
Fig. 2 shows a schematic diagram of a cross-section of a partially etched silicon DT in accordance with one embodiment of the present invention;
Fig. 3 is a schematic diagram of a cross-section of a DT with: i) a partially and ii) a completely removed Si02, such as a side wall passivation film using anhydrous HP vapor;
Fig. 4 illustrates a schematic diagram of a cross-section of a DT after in-situ or ex-situ oxidation of a Si trench wall; and
Fig. 5 shows a schematic of a cross-section of a fully etched trench using a combination of previously described process steps shown in Fig 2 - 4, with the sidewall deposit removed; and
Fig. 6 illustrates an SEM view of a cross-section of a DT before removal of the side wall passivation film formed during DT etch together with various interface boundaries.
DETAILED DESCRIPTION OF THE INVENTION.
Referring back to the primary object of the invention referring to the RIE lag defined as neutral and ion fluxes at the trench bottom due to the constriction of the trench opening by side wall film deposition, it is known that since the thickness of the side wall film is time dependant, thereby affecting the trench depth, etching deeper trenches aggravates this problem. Since most of the trenches so far have been of smaller aspect ratio (< 5:1), the proposed solution has not been so far disclosed. The main contributors limiting DT depth are, therefore, the ion-neutral fluxes and the time dependent formation of side wall passivation.
The uncovering of this second contributor has led to inventing a solution that minimizes or eliminates the RIE lag problem, originating from this second factor. The process flow of the invention is shown below with each process step shown schematically in Figures 1-6 and is discussed in detail in the following steps 1-5. In the preferred embodiment, the following process steps are used:
1. Native Oxide Breakthrough Process.
The wafer with patterned a hard mask stack (no resist is present at this time), shown in prior art Fig. 1, is placed in a plasma reactor facilitated with various gas lines and RF power supplies. The mask stack consists of a PETEOS (Plasma enhanced tetra-ethil-oxy-silicate) layer or some other similar cap oxide film 35, another doped oxide layer like BSG (Boro silicate glass) or BPSG (Boro phosphate silicate glass) film 30, a nitride film 20, and a thin pad oxide layer 25, all deposited on silicon substrate 10. The plasma used in this step consists of HBr, NF3, and 02 gas mixtures at less than 500 W RF power. The range of other process parameters are: wafer electrode temperature of 20 -150 C, wafer backside helium pressure of 2 - 30 torr, reactor pressure of 20 - 300 mtorr, gas flows of 100 - 300 seem HBr, 4 - 25 seem NF3, 0 - 25 seem 02 or He-02 mixture. This process step etches any native oxide present on the surface of open silicon areas and prevents formation of micro masking which, if present would produce rough or grassy silicon surface during trench etching step 2. During this process, some of the silicon in the substrate may get etched.
2. Partial DT Etching Process.
Referring now to Fig. 3, using the same reactor as in step 1 and with the wafer in place, the process is changed so that the RF power now is set in the range of 200 - 3000 watts. The remaining process parameters are set in the same range as in step 1. Silicon etching is completed when the depth 60 achieved is in the range of 20 - 50% of the final depth required. In a typical embodiment, the depth is 40 % of the final depth. During this step, some deposit 50 is built up on the side walls of the trench 40, the thickness x being dependent on the etching time. The partially built up side wall deposit 50 is seen in Fig. 3, with the partially closed trench opening 45.
3. Wet or Anhydrous HF Vapor Removal of Sidewall Deposits.
Referring now to Figs. 4a and 4b, showing the trench after removal of the side wall film, the side wall deposit 50 formed in step 2 is now removed. Several alternate processes are possible. In the preferred embodiments, three processes can be alternatively used. In one embodiment, wet etching is used. The wafer is taken out of the plasma reactor and the wafer/s are immersed in a tank of buffered HF or similar etchants that can etch the side wall film 50. The concentration of the chemicals and the etching time is dependent upon the time of etching and process conditions used in step 2 and the thickness of deposit 50. Typical etching times are 10 - 60 sec in a solution of 10% solution of HF in water.
In another embodiment, anhydrous hydrofluoric acid (A-HF) vapor is used to remove the sidewall deposits 50. The wafer is taken out of the plasma reactor in step 2 and placed in a vapor reactor connected with A-HF gas supply. This reactor is typically operated at atmospheric pressure although it can also be operated under vacuum conditions. Typically, the wafer is first exposed to pure water vapor to change the surface condition of the wafer and then exposed to 30 - 50% of HF vapor for 5 - 50 sec. The platen on which the wafer is placed is kept at room temperature in this embodiment, although the HF vapor reaction can also be carried out at higher than room temperature.
In yet another embodiment, exposure of the wafer to A-HF vapor can be done in the same plasma reactor used in steps 1 and 2, except that no plasma is struck when using this part of the process. In this case, the HF and water vapor lines are directly connected to the reactor.
In another variation of the above embodiment, a vapor reactor can be incorporated on the same cluster platform as the plasma etching reactor of steps 1 and 2. After etching is completed as in steps 1 and 2, the wafer is moved, preferably, by way of a robot, to the vapor reactor and vapor etching is completed.
4. Trench Wall Plasma Oxidation.
Referring now to Fig. 5, showing the DT with oxidized trench walls, after removal of side wall deposit in step 3, the wafer is then transported to either an oxidation furnace or to the plasma reactor of step, 1 or 2. In one embodiment, the wafer is placed in the plasma reactor, where using an oxygen plasma the trench walls are slightly oxidized to build up a thin oxide film 70 on the exposed trench surfaces. The typical plasma oxidation conditions are: wafer electrode temperature of 20 - 150 C, wafer backside helium pressure of 5 -20 torr, reactor pressure of 25 - 250 mtorr, oxygen flow of 5 - 50 seem, and RF power of 100 - 500 watt. Although oxygen is used as an oxidizing gas, other oxidizing gases like N02, N2 + 02, He + 02 can be used..
5. Continuation of Trench Etching.
Depending upon where the oxidation step in step 4 is done, the wafer is transported either from the oxidation furnace to or left in the plasma etching reactor of step 1 or 2. Using the same or slightly modified process used in step 2, trench etching in silicon is continued either to completion or to another intermediate depth 90.
If etched to an intermediate depth, the process steps 2 through 4 are repeated to achieve even larger depths than that shown in Fig. 5.
The final deep trench before wet etching the side wall film is shown in Fig. 5 and an SEM (Scanning Electron Microscope) is shown in Fig. 6.
While the invention has been described in terms of several embodiments, those skilled in the art will recognize that the invention can be practiced with changes and modifications within the spirit and scope of the appended claims.
Having thus described the invention, what is claimed as new and desired to secure by Letters Patent is as follows:

Claims

1 A method of etching high aspect ratio trenches in a semiconductor device comprising the steps of: depositing a hardmask on a substrate; patterning said hardmask; using said hardmask, etching said substrate with a substantially directional etch process to form a trench, said etch process resulting in a deposition of a passivation layer interior to said trench; and repeatedly etching said substrate a) under varied process conditions to partially remove said passivation layer, and b) with said substantially directional etch process, such that said etching etches said trench to a desired aspect ratio.
2. The method as recited in claim 1, wherein said repeated etchings etches selected structures within said trench to overcome aspect ratio dependent physical limitations of said etching.
3. The method as recited in claim 1 wherein said successive etchings are further performed under a variety of etch chemistries such that said etching proceeds in a substantially vertical direction with a control of isotropic or lateral etch of said substrate.
4. The method as recited in claim 1, wherein said passivation layer is partially removed independently to prevent said passivation layer from growing and for preventing further etching of said trench.
5. The method as recited in claim 1, wherein said passivation layer is removed by wet etch or by etch with non-ionized or ionized vapors of an etchant to remove excessive build up of said passivation layer.
6. The method as recited in claim 1 further comprising the step of forming an thin in-situ passivation layer to prevent lateral or isotropic etch in subsequent etch steps.
7. The method as recited in claim 1 further comprising the step of forming a thin passivation layer ex-situ in a oxidation furnace.
8. The method as recited in claim 6 wherein subsequent etchings further increase the depth of the structure, said subsequent etchings being carried out by first removing said thin in-situ passivation layer.
9. The method as recited in claim 8 further comprising the step of removing material by etching in a vertical (anisotropic) direction.
10. The method as recited in claim 9, further comprising the steps of: a) etching said substrate to create a trench; b) forming said passivation layer on the sidewalls of said trench; c) partially removing said passivation layer; d) in-situ rebuilding of said passivation layer; and e) repeatedly etching until a predetermined aspect ratio of said trench is achieved.
11. The method as recited in claim 10, wherein said steps a) through d) are repeated in an alternating manner.
12. The method as recited in claim 11, wherein said repeated steps are performed in two process chambers in close proximity of each other.
13. The method as recited in claim 11 wherein said repeated steps in an alternating manner are performed in one process chamber.
PCT/US2001/015997 2000-05-31 2001-05-18 Method of removing rie lag in a deep trench silicon etching step WO2001093323A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP01937501A EP1285460A2 (en) 2000-05-31 2001-05-18 Method of removing rie lag in a deep trench silicon etching step
KR1020027016302A KR100801771B1 (en) 2000-05-31 2001-05-18 Method of reducing rie lag for deep trench silicon etching

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/583,963 US6284666B1 (en) 2000-05-31 2000-05-31 Method of reducing RIE lag for deep trench silicon etching
US09/583,963 2000-05-31

Publications (2)

Publication Number Publication Date
WO2001093323A2 true WO2001093323A2 (en) 2001-12-06
WO2001093323A3 WO2001093323A3 (en) 2002-06-27

Family

ID=24335335

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/015997 WO2001093323A2 (en) 2000-05-31 2001-05-18 Method of removing rie lag in a deep trench silicon etching step

Country Status (6)

Country Link
US (1) US6284666B1 (en)
EP (1) EP1285460A2 (en)
JP (1) JP3490408B2 (en)
KR (1) KR100801771B1 (en)
TW (1) TW495868B (en)
WO (1) WO2001093323A2 (en)

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040244382A1 (en) * 1992-10-27 2004-12-09 Hagen David L. Distributed direct fluid contactor
EP1083593A1 (en) * 1999-09-10 2001-03-14 Interuniversitair Micro-Elektronica Centrum Vzw Etching of silicon nitride by anhydrous halogen gas
US6737356B1 (en) * 2000-02-07 2004-05-18 Micron Technology, Inc. Method of fabricating a semiconductor work object
DE10162065A1 (en) * 2001-12-17 2003-06-26 Infineon Technologies Ag Process for anisotropic deep trench etching in a silicon substrate comprises deep trench etching in the silicon substrate up to a prescribed etching depth so that the re-deposit is replaced by a protective layer for side wall passivation
US6677197B2 (en) 2001-12-31 2004-01-13 Infineon Technologies Ag High aspect ratio PBL SiN barrier formation
US7074723B2 (en) * 2002-08-02 2006-07-11 Applied Materials, Inc. Method of plasma etching a deeply recessed feature in a substrate using a plasma source gas modulated etchant system
US7977390B2 (en) * 2002-10-11 2011-07-12 Lam Research Corporation Method for plasma etching performance enhancement
US7080545B2 (en) * 2002-10-17 2006-07-25 Advanced Technology Materials, Inc. Apparatus and process for sensing fluoro species in semiconductor processing systems
US7296458B2 (en) * 2002-10-17 2007-11-20 Advanced Technology Materials, Inc Nickel-coated free-standing silicon carbide structure for sensing fluoro or halogen species in semiconductor processing systems, and processes of making and using same
US20040163445A1 (en) * 2002-10-17 2004-08-26 Dimeo Frank Apparatus and process for sensing fluoro species in semiconductor processing systems
JP3926272B2 (en) * 2003-01-08 2007-06-06 株式会社東芝 Manufacturing method of semiconductor device including trench capacitor
US8101025B2 (en) * 2003-05-27 2012-01-24 Applied Materials, Inc. Method for controlling corrosion of a substrate
US7060624B2 (en) * 2003-08-13 2006-06-13 International Business Machines Corporation Deep filled vias
US20050056313A1 (en) * 2003-09-12 2005-03-17 Hagen David L. Method and apparatus for mixing fluids
DE102004007167A1 (en) * 2004-02-09 2005-09-08 Infineon Technologies Ag Two-stage etching process to manufacture semiconductor device with sub-ground rule structure
WO2006012297A1 (en) * 2004-06-29 2006-02-02 Unaxis Usa Inc. Method and apparatus for reducing aspect ratio dependent etching in time division multiplexed etch processes
US20060211253A1 (en) * 2005-03-16 2006-09-21 Ing-Shin Chen Method and apparatus for monitoring plasma conditions in an etching plasma processing facility
KR100677772B1 (en) * 2005-06-30 2007-02-02 주식회사 하이닉스반도체 Method for manufacturing semiconductor device with deep contact hole
JP5058478B2 (en) * 2005-11-07 2012-10-24 東京エレクトロン株式会社 Semiconductor device manufacturing method, plasma processing method, semiconductor device manufacturing apparatus, control program, and computer storage medium
US7910489B2 (en) * 2006-02-17 2011-03-22 Lam Research Corporation Infinitely selective photoresist mask etch
US7368394B2 (en) * 2006-02-27 2008-05-06 Applied Materials, Inc. Etch methods to form anisotropic features for high aspect ratio applications
US20070202700A1 (en) * 2006-02-27 2007-08-30 Applied Materials, Inc. Etch methods to form anisotropic features for high aspect ratio applications
JP5091452B2 (en) * 2006-10-06 2012-12-05 株式会社東芝 Manufacturing method of semiconductor device
US8206605B2 (en) 2006-11-01 2012-06-26 Tokyo Electron Limited Substrate processing method and substrate processing system
JP4849614B2 (en) * 2006-11-01 2012-01-11 東京エレクトロン株式会社 Substrate processing method and substrate processing system
KR100954116B1 (en) * 2006-11-06 2010-04-23 주식회사 하이닉스반도체 Method for forming recess pattern in semiconductor device
JP5177997B2 (en) * 2006-11-22 2013-04-10 Sppテクノロジーズ株式会社 Silicon structure having high aspect ratio opening, manufacturing method thereof, manufacturing apparatus thereof, and manufacturing program thereof
KR20090091307A (en) * 2006-11-22 2009-08-27 스미토모 세이미츠 고교 가부시키가이샤 Silicon structure with opening having high aspect ratio, method for manufacturing the silicon structure, apparatus for manufacturing the silicon structure, program for manufacturing the silicon structure, and method for manufacturing etching mask for the silicon structure
JP5074009B2 (en) * 2006-11-22 2012-11-14 Sppテクノロジーズ株式会社 Method and apparatus for manufacturing etching mask for silicon structure having high aspect ratio opening and manufacturing program therefor
JP4818140B2 (en) * 2007-01-31 2011-11-16 東京エレクトロン株式会社 Substrate processing method and substrate processing apparatus
US20080286978A1 (en) * 2007-05-17 2008-11-20 Rong Chen Etching and passivating for high aspect ratio features
WO2008153674A1 (en) * 2007-06-09 2008-12-18 Boris Kobrin Method and apparatus for anisotropic etching
KR101588909B1 (en) * 2007-12-21 2016-02-12 램 리써치 코포레이션 Fabrication of a silicon structure and deep silicon etch with profile control
US7977246B2 (en) * 2008-04-25 2011-07-12 Applied Materials, Inc. Thermal annealing method for preventing defects in doped silicon oxide surfaces during exposure to atmosphere
US9018098B2 (en) * 2008-10-23 2015-04-28 Lam Research Corporation Silicon etch with passivation using chemical vapor deposition
US8173547B2 (en) * 2008-10-23 2012-05-08 Lam Research Corporation Silicon etch with passivation using plasma enhanced oxidation
CN102768933B (en) * 2009-01-31 2017-06-30 应用材料公司 Method for etching
US8298906B2 (en) * 2009-07-29 2012-10-30 International Business Machines Corporation Trench decoupling capacitor formed by RIE lag of through silicon via (TSV) etch
FR2981196B1 (en) 2011-10-06 2014-12-26 Altis Semiconductor Snc METHOD FOR MANUFACTURING A STRUCTURED SEMICONDUCTOR SUBSTRATE
JP6017170B2 (en) * 2012-04-18 2016-10-26 東京エレクトロン株式会社 Deposit removal method and gas processing apparatus
TWI473157B (en) * 2012-08-14 2015-02-11 Univ Nat Central Method of manufacturing silicon substrate with well-ordered structure
KR102099408B1 (en) * 2012-09-18 2020-04-10 도쿄엘렉트론가부시키가이샤 Plasma etching method and plasma etching device
US8765574B2 (en) * 2012-11-09 2014-07-01 Applied Materials, Inc. Dry etch process
RU2539767C1 (en) * 2013-10-03 2015-01-27 Федеральное государственное автономное образовательное учреждение высшего профессионального образования "Национальный исследовательский университет "МИЭТ" Method of manufacturing deeply profiled silicon structures
TWI733431B (en) 2014-06-18 2021-07-11 法商液態空氣喬治斯克勞帝方法研究開發股份有限公司 Chemistries for tsv/mems/power device etching
RU2572288C1 (en) * 2014-09-30 2016-01-10 Открытое акционерное общество "Научно-исследовательский институт физических измерений" Method of manufacturing deep profiled silicon structures
US9620377B2 (en) * 2014-12-04 2017-04-11 Lab Research Corporation Technique to deposit metal-containing sidewall passivation for high aspect ratio cylinder etch
US20160225652A1 (en) 2015-02-03 2016-08-04 Applied Materials, Inc. Low temperature chuck for plasma processing systems
KR102545883B1 (en) * 2015-04-02 2023-06-20 도쿄엘렉트론가부시키가이샤 Partial etch memory through flash add-on
US10692880B2 (en) * 2016-12-27 2020-06-23 Applied Materials, Inc. 3D NAND high aspect ratio structure etch
CN106935545B (en) * 2017-03-24 2019-12-06 合肥京东方光电科技有限公司 Array substrate and preparation method and application thereof
US10677855B2 (en) 2017-09-08 2020-06-09 Globalfoundries Inc. Structure, method and system for measuring RIE lag depth
RU2680264C1 (en) * 2017-12-11 2019-02-19 Публичное акционерное общество Арзамасское научно-производственное предприятие "ТЕМП-АВИА" Method of manufacturing deep-grade structures in silicon plate
JP2019121750A (en) * 2018-01-11 2019-07-22 東京エレクトロン株式会社 Etching method and etching apparatus
US20200135898A1 (en) * 2018-10-30 2020-04-30 International Business Machines Corporation Hard mask replenishment for etching processes
CN111627809B (en) * 2019-02-28 2024-03-22 东京毅力科创株式会社 Substrate processing method and substrate processing apparatus
JP7320554B2 (en) 2021-04-27 2023-08-03 株式会社アルバック Etching method
CN113809089A (en) * 2021-09-14 2021-12-17 长江存储科技有限责任公司 Semiconductor structure, manufacturing method and three-dimensional memory

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4533430A (en) * 1984-01-04 1985-08-06 Advanced Micro Devices, Inc. Process for forming slots having near vertical sidewalls at their upper extremities
US5262002A (en) * 1991-10-02 1993-11-16 Siemens Aktiengesellschaft Method for manufacturing a trench structure in a substrate
US5501893A (en) * 1992-12-05 1996-03-26 Robert Bosch Gmbh Method of anisotropically etching silicon
US5719073A (en) * 1993-02-04 1998-02-17 Cornell Research Foundation, Inc. Microstructures and single mask, single-crystal process for fabrication thereof
WO2001008207A1 (en) * 1999-07-23 2001-02-01 Surface Technology Systems Plc Method and apparatus for anisotropic etching

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4994406A (en) * 1989-11-03 1991-02-19 Motorola Inc. Method of fabricating semiconductor devices having deep and shallow isolation structures
US5409563A (en) * 1993-02-26 1995-04-25 Micron Technology, Inc. Method for etching high aspect ratio features
US5395786A (en) 1994-06-30 1995-03-07 International Business Machines Corporation Method of making a DRAM cell with trench capacitor
US5909044A (en) * 1997-07-18 1999-06-01 International Business Machines Corporation Process for forming a high density semiconductor device
US5891807A (en) * 1997-09-25 1999-04-06 Siemens Aktiengesellschaft Formation of a bottle shaped trench

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4533430A (en) * 1984-01-04 1985-08-06 Advanced Micro Devices, Inc. Process for forming slots having near vertical sidewalls at their upper extremities
US5262002A (en) * 1991-10-02 1993-11-16 Siemens Aktiengesellschaft Method for manufacturing a trench structure in a substrate
US5501893A (en) * 1992-12-05 1996-03-26 Robert Bosch Gmbh Method of anisotropically etching silicon
US5719073A (en) * 1993-02-04 1998-02-17 Cornell Research Foundation, Inc. Microstructures and single mask, single-crystal process for fabrication thereof
WO2001008207A1 (en) * 1999-07-23 2001-02-01 Surface Technology Systems Plc Method and apparatus for anisotropic etching

Also Published As

Publication number Publication date
KR20030012866A (en) 2003-02-12
EP1285460A2 (en) 2003-02-26
KR100801771B1 (en) 2008-02-05
JP3490408B2 (en) 2004-01-26
TW495868B (en) 2002-07-21
JP2002033313A (en) 2002-01-31
US6284666B1 (en) 2001-09-04
WO2001093323A3 (en) 2002-06-27

Similar Documents

Publication Publication Date Title
US6284666B1 (en) Method of reducing RIE lag for deep trench silicon etching
US6544838B2 (en) Method of deep trench formation with improved profile control and surface area
US6743727B2 (en) Method of etching high aspect ratio openings
US7368394B2 (en) Etch methods to form anisotropic features for high aspect ratio applications
US20070202700A1 (en) Etch methods to form anisotropic features for high aspect ratio applications
US5994234A (en) Method for dry-etching a polycide film
KR20010062744A (en) Dry etching method capable of etching with high selection rate and method of manufacturing a semiconductor device
JPH08236512A (en) Polysilicon/polyside etching method for submicron gate stack
US5837615A (en) Integrated circuit device fabrication by plasma etching
JP3891087B2 (en) Polysilicon etching method
US20140252589A1 (en) Charge Dissipation of Cavities
US6117764A (en) Use of a plasma source to form a layer during the formation of a semiconductor device
US6831348B2 (en) Integrated circuit isolation system
JPH0969511A (en) Fabrication of semiconductor device
JP2008085092A (en) Method for manufacturing semiconductor device
JP2001250817A (en) Method of dry etching and method of manufacturing semiconductor device
US20080050871A1 (en) Methods for removing material from one layer of a semiconductor device structure while protecting another material layer and corresponding semiconductor device structures
KR20090016815A (en) Method for fabricating capacitor having cylinder storage node with rough surface
US6686234B1 (en) Semiconductor device and method for fabricating the same
TW552673B (en) A method of fabricating a semiconductor device
KR100291410B1 (en) Selective hemispherical silicon grain charge storage electrode formation method of semiconductor device
JP3550276B2 (en) Method for manufacturing semiconductor device
KR100277910B1 (en) Capacitor Manufacturing Method of Semiconductor Device_
JP2000164581A (en) Fabrication of semiconductor device for improving etching lag phenomenon
JPH05167034A (en) Capacitor and manufacture thereof

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
AK Designated states

Kind code of ref document: A3

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR

WWE Wipo information: entry into national phase

Ref document number: 2001937501

Country of ref document: EP

WWE Wipo information: entry into national phase

Ref document number: 1020027016302

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 1020027016302

Country of ref document: KR

WWP Wipo information: published in national office

Ref document number: 2001937501

Country of ref document: EP

NENP Non-entry into the national phase

Ref country code: JP