WO2001088719A3 - Antememoire rapide a arbitrage separe pour memoires vives a antememoire d'etiquettes et de donnees de second niveau - Google Patents

Antememoire rapide a arbitrage separe pour memoires vives a antememoire d'etiquettes et de donnees de second niveau Download PDF

Info

Publication number
WO2001088719A3
WO2001088719A3 PCT/US2001/013269 US0113269W WO0188719A3 WO 2001088719 A3 WO2001088719 A3 WO 2001088719A3 US 0113269 W US0113269 W US 0113269W WO 0188719 A3 WO0188719 A3 WO 0188719A3
Authority
WO
WIPO (PCT)
Prior art keywords
cache
memory
data memory
tag
arbitration
Prior art date
Application number
PCT/US2001/013269
Other languages
English (en)
Other versions
WO2001088719A2 (fr
Inventor
Rajasekhar Cherabuddi
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Priority to AU2001257238A priority Critical patent/AU2001257238A1/en
Publication of WO2001088719A2 publication Critical patent/WO2001088719A2/fr
Publication of WO2001088719A3 publication Critical patent/WO2001088719A3/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0857—Overlapped cache accessing, e.g. pipeline by multiple requestors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

Un système d'antémémoire destiné à être utilisé dans des systèmes informatiques comprend une mémoire (412) d'étiquettes, une mémoire (416) de données ainsi qu'une unité de commande (401) d'antémémoire. La mémoire (412) d'étiquettes et la mémoire (416) de données sont dotées de lignes d'adresse séparées. L'unité de commande (401) d'antémémoire présente une première unité d'arbitrage (405) destinée à arbitrer l'accès à la mémoire (412) d'étiquettes et une seconde unité d'arbitrage (406) destinée à arbitrer l'accès à la mémoire (416) de données. Le fait de prévoir des unités d'arbitrage séparées (405, 406) pour la mémoire (412) d'étiquettes et la mémoire (416) de données permet l'accès à la mémoire (416) de données pour un cycle suivant d'une lecture de ligne d'antémémoire multicycle tandis qu'un contrôleur espion (402) accède à la mémoire (412) d'étiquettes.
PCT/US2001/013269 2000-05-17 2001-04-24 Antememoire rapide a arbitrage separe pour memoires vives a antememoire d'etiquettes et de donnees de second niveau WO2001088719A2 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2001257238A AU2001257238A1 (en) 2000-05-17 2001-04-24 Speed cache having separate arbitration for second-level tag and data cache rams

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US57261100A 2000-05-17 2000-05-17
US09/572,611 2000-05-17

Publications (2)

Publication Number Publication Date
WO2001088719A2 WO2001088719A2 (fr) 2001-11-22
WO2001088719A3 true WO2001088719A3 (fr) 2002-03-07

Family

ID=24288605

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2001/013269 WO2001088719A2 (fr) 2000-05-17 2001-04-24 Antememoire rapide a arbitrage separe pour memoires vives a antememoire d'etiquettes et de donnees de second niveau

Country Status (2)

Country Link
AU (1) AU2001257238A1 (fr)
WO (1) WO2001088719A2 (fr)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5692152A (en) * 1994-06-29 1997-11-25 Exponential Technology, Inc. Master-slave cache system with de-coupled data and tag pipelines and loop-back
US5809537A (en) * 1995-12-08 1998-09-15 International Business Machines Corp. Method and system for simultaneous processing of snoop and cache operations

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5692152A (en) * 1994-06-29 1997-11-25 Exponential Technology, Inc. Master-slave cache system with de-coupled data and tag pipelines and loop-back
US5809537A (en) * 1995-12-08 1998-09-15 International Business Machines Corp. Method and system for simultaneous processing of snoop and cache operations

Also Published As

Publication number Publication date
WO2001088719A2 (fr) 2001-11-22
AU2001257238A1 (en) 2001-11-26

Similar Documents

Publication Publication Date Title
US5848428A (en) Sense amplifier decoding in a memory device to reduce power consumption
CA2245106A1 (fr) Methode et systeme utilisant des acces simultanes a debit variable pour effectuer un controle d'entree-sortie dans un systeme multiprocesseur
IL109390A (en) System for disk meshing and flexible storage mapping with enhanced flexible caching
DE60008088D1 (de) Mehrprozessorsystem Prüfungsschaltung
CA2414438A1 (fr) Systeme et procede de gestion de semaphores et d'operations atomiques dans un multiprocesseur
KR20170026114A (ko) 트랜잭션 기반 하이브리드 메모리 모듈
WO2002073415A3 (fr) Prevision de voie cache elaboree sur un registre de base d'instructions
TW200702991A (en) Memory card
KR980010781A (ko) 전폭 캐쉬를 가진 집적 프로세서/메모리 장치
AU2001287197A1 (en) Memory device having posted write per command
EP1628216A3 (fr) Méthode et système pour partager un module de mémoire
EP0470738B1 (fr) Système d'antémémoire et procédé de fonctionnement
WO2001088717A3 (fr) Systeme et procede d'utilisation d'un tampon suiveur de pages pour reduire la latence de la memoire principale dans un systeme informatique
AU2003223437A1 (en) Method and apparatus to permit external access to internal configuration registers
EP0470736B1 (fr) Système d'antémémoire
TW324800B (en) Dual-directory virtual cache and control method thereof
US5434990A (en) Method for serially or concurrently addressing n individually addressable memories each having an address latch and data latch
GB2387697A (en) Method and apparatus for optimizing data streaming in a computer system utilizing random access memory in a system logic device
US5953740A (en) Computer memory system having programmable operational characteristics based on characteristics of a central processor
WO2001088719A3 (fr) Antememoire rapide a arbitrage separe pour memoires vives a antememoire d'etiquettes et de donnees de second niveau
EP0471462B1 (fr) Procédé de fonctionnement d'une mémoire d'ordinateur et système
ATE282856T1 (de) Symmetrisches mehrprozessorsystem mit vereinheitlichter umgebung und verteilten systemfunktionen
AU9755798A (en) Method and apparatus for controlling shared memory access
TW200620102A (en) Accessible buffer for use in parallel with a filling cacheline
Zhang ISIM: The simulator for the Impulse adaptable memory system

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
121 Ep: the epo has been informed by wipo that ep was designated in this application
AK Designated states

Kind code of ref document: A3

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP