DE60008088D1 - Mehrprozessorsystem Prüfungsschaltung - Google Patents
Mehrprozessorsystem PrüfungsschaltungInfo
- Publication number
- DE60008088D1 DE60008088D1 DE60008088T DE60008088T DE60008088D1 DE 60008088 D1 DE60008088 D1 DE 60008088D1 DE 60008088 T DE60008088 T DE 60008088T DE 60008088 T DE60008088 T DE 60008088T DE 60008088 D1 DE60008088 D1 DE 60008088D1
- Authority
- DE
- Germany
- Prior art keywords
- subsystem
- dsp
- multiprocessor system
- memory
- mpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
- G06F11/2242—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors in multi-processor systems, e.g. one processor becoming the test master
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP00401957A EP1170665B1 (de) | 2000-07-06 | 2000-07-06 | Mehrprozessorsystem Prüfungsschaltung |
Publications (2)
Publication Number | Publication Date |
---|---|
DE60008088D1 true DE60008088D1 (de) | 2004-03-11 |
DE60008088T2 DE60008088T2 (de) | 2004-12-23 |
Family
ID=8173761
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60008088T Expired - Lifetime DE60008088T2 (de) | 2000-07-06 | 2000-07-06 | Mehrprozessorsystem Prüfungsschaltung |
Country Status (4)
Country | Link |
---|---|
US (1) | US7469273B2 (de) |
EP (1) | EP1170665B1 (de) |
AT (1) | ATE259081T1 (de) |
DE (1) | DE60008088T2 (de) |
Families Citing this family (44)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6789168B2 (en) * | 2001-07-13 | 2004-09-07 | Micron Technology, Inc. | Embedded DRAM cache |
DE10162986B4 (de) * | 2001-12-20 | 2004-01-15 | Siemens Ag | Anbindung von Netzwerken mit unterschiedlichen Protokollen |
US7788642B2 (en) * | 2005-05-16 | 2010-08-31 | Texas Instruments Incorporated | Displaying cache information using mark-up techniques |
US7779206B2 (en) * | 2005-05-16 | 2010-08-17 | Texas Instruments Incorporated | Cache inspection with inspection bypass feature |
US20060259695A1 (en) * | 2005-05-16 | 2006-11-16 | Texas Instruments Incorporated | Visualizing contents and states of hierarchical storage systems across multiple cores |
US7991959B2 (en) * | 2005-05-16 | 2011-08-02 | Texas Instruments Incorporated | Visualizing contents and states of hierarchical storage systems |
US7616218B1 (en) * | 2005-12-05 | 2009-11-10 | Nvidia Corporation | Apparatus, system, and method for clipping graphics primitives |
US8601223B1 (en) | 2006-09-19 | 2013-12-03 | Nvidia Corporation | Techniques for servicing fetch requests utilizing coalesing page table entries |
US8352709B1 (en) | 2006-09-19 | 2013-01-08 | Nvidia Corporation | Direct memory access techniques that include caching segmentation data |
US8543792B1 (en) | 2006-09-19 | 2013-09-24 | Nvidia Corporation | Memory access techniques including coalesing page table entries |
US8347064B1 (en) | 2006-09-19 | 2013-01-01 | Nvidia Corporation | Memory access techniques in an aperture mapped memory space |
US8700883B1 (en) | 2006-10-24 | 2014-04-15 | Nvidia Corporation | Memory access techniques providing for override of a page table |
US8707011B1 (en) | 2006-10-24 | 2014-04-22 | Nvidia Corporation | Memory access techniques utilizing a set-associative translation lookaside buffer |
US8533425B1 (en) | 2006-11-01 | 2013-09-10 | Nvidia Corporation | Age based miss replay system and method |
US8504794B1 (en) | 2006-11-01 | 2013-08-06 | Nvidia Corporation | Override system and method for memory access management |
US8607008B1 (en) * | 2006-11-01 | 2013-12-10 | Nvidia Corporation | System and method for independent invalidation on a per engine basis |
US8706975B1 (en) | 2006-11-01 | 2014-04-22 | Nvidia Corporation | Memory access management block bind system and method |
US8347065B1 (en) * | 2006-11-01 | 2013-01-01 | Glasco David B | System and method for concurrently managing memory access requests |
US8700865B1 (en) | 2006-11-02 | 2014-04-15 | Nvidia Corporation | Compressed data access system and method |
US7870455B2 (en) * | 2007-12-12 | 2011-01-11 | Infineon Technologies Ag | System-on-chip with master/slave debug interface |
US8145749B2 (en) * | 2008-08-11 | 2012-03-27 | International Business Machines Corporation | Data processing in a hybrid computing environment |
US7984267B2 (en) * | 2008-09-04 | 2011-07-19 | International Business Machines Corporation | Message passing module in hybrid computing system starting and sending operation information to service program for accelerator to execute application program |
US8141102B2 (en) * | 2008-09-04 | 2012-03-20 | International Business Machines Corporation | Data processing in a hybrid computing environment |
US8230442B2 (en) | 2008-09-05 | 2012-07-24 | International Business Machines Corporation | Executing an accelerator application program in a hybrid computing environment |
US8527734B2 (en) | 2009-01-23 | 2013-09-03 | International Business Machines Corporation | Administering registered virtual addresses in a hybrid computing environment including maintaining a watch list of currently registered virtual addresses by an operating system |
US9286232B2 (en) * | 2009-01-26 | 2016-03-15 | International Business Machines Corporation | Administering registered virtual addresses in a hybrid computing environment including maintaining a cache of ranges of currently registered virtual addresses |
US8843880B2 (en) | 2009-01-27 | 2014-09-23 | International Business Machines Corporation | Software development for a hybrid computing environment |
US8255909B2 (en) * | 2009-01-28 | 2012-08-28 | International Business Machines Corporation | Synchronizing access to resources in a hybrid computing environment |
US8001206B2 (en) * | 2009-01-29 | 2011-08-16 | International Business Machines Corporation | Broadcasting data in a hybrid computing environment |
US20100191923A1 (en) * | 2009-01-29 | 2010-07-29 | International Business Machines Corporation | Data Processing In A Computing Environment |
US9170864B2 (en) * | 2009-01-29 | 2015-10-27 | International Business Machines Corporation | Data processing in a hybrid computing environment |
US8010718B2 (en) * | 2009-02-03 | 2011-08-30 | International Business Machines Corporation | Direct memory access in a hybrid computing environment |
US8037217B2 (en) * | 2009-04-23 | 2011-10-11 | International Business Machines Corporation | Direct memory access in a hybrid computing environment |
US8180972B2 (en) * | 2009-08-07 | 2012-05-15 | International Business Machines Corporation | Reducing remote reads of memory in a hybrid computing environment by maintaining remote memory values locally |
US9417905B2 (en) * | 2010-02-03 | 2016-08-16 | International Business Machines Corporation | Terminating an accelerator application program in a hybrid computing environment |
US8578132B2 (en) * | 2010-03-29 | 2013-11-05 | International Business Machines Corporation | Direct injection of data to be transferred in a hybrid computing environment |
US9015443B2 (en) | 2010-04-30 | 2015-04-21 | International Business Machines Corporation | Reducing remote reads of memory in a hybrid computing environment |
US10146545B2 (en) | 2012-03-13 | 2018-12-04 | Nvidia Corporation | Translation address cache for a microprocessor |
US9880846B2 (en) | 2012-04-11 | 2018-01-30 | Nvidia Corporation | Improving hit rate of code translation redirection table with replacement strategy based on usage history table of evicted entries |
US10241810B2 (en) | 2012-05-18 | 2019-03-26 | Nvidia Corporation | Instruction-optimizing processor with branch-count table in hardware |
US20140189310A1 (en) | 2012-12-27 | 2014-07-03 | Nvidia Corporation | Fault detection in instruction translations |
US10108424B2 (en) | 2013-03-14 | 2018-10-23 | Nvidia Corporation | Profiling code portions to generate translations |
US10133654B1 (en) * | 2017-02-28 | 2018-11-20 | American Megatrends, Inc. | Firmware debug trace capture |
CN111240908B (zh) * | 2019-12-31 | 2023-07-25 | 西安翔腾微电子科技有限公司 | 处理器接口的验证方法、验证系统、电子设备及存储介质 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5293586A (en) * | 1988-09-30 | 1994-03-08 | Hitachi, Ltd. | Data processing system for development of outline fonts |
CA2011807C (en) * | 1989-03-20 | 1999-02-23 | Katsumi Hayashi | Data base processing system using multiprocessor system |
US5254940A (en) * | 1990-12-13 | 1993-10-19 | Lsi Logic Corporation | Testable embedded microprocessor and method of testing same |
US6161162A (en) * | 1993-12-08 | 2000-12-12 | Nec Corporation | Multiprocessor system for enabling shared access to a memory |
US5887146A (en) * | 1995-08-14 | 1999-03-23 | Data General Corporation | Symmetric multiprocessing computer with non-uniform memory access architecture |
US6016525A (en) * | 1997-03-17 | 2000-01-18 | Lsi Logic Corporation | Inter-bus bridge circuit with integrated loopback capability and method for use of same |
US6163828A (en) * | 1998-05-22 | 2000-12-19 | Lucent Technologies Inc. | Methods and apparatus for providing multi-processor access to shared memory |
US6240492B1 (en) * | 1998-05-22 | 2001-05-29 | International Business Machines Corporation | Memory interface for functional unit of integrated system allowing access to dedicated memory and shared memory, and speculative generation of lookahead fetch requests |
US6604189B1 (en) * | 2000-05-22 | 2003-08-05 | Lsi Logic Corporation | Master/slave processor memory inter accessability in an integrated embedded system |
-
2000
- 2000-07-06 EP EP00401957A patent/EP1170665B1/de not_active Expired - Lifetime
- 2000-07-06 DE DE60008088T patent/DE60008088T2/de not_active Expired - Lifetime
- 2000-07-06 AT AT00401957T patent/ATE259081T1/de not_active IP Right Cessation
-
2001
- 2001-02-07 US US09/778,495 patent/US7469273B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
EP1170665A1 (de) | 2002-01-09 |
ATE259081T1 (de) | 2004-02-15 |
DE60008088T2 (de) | 2004-12-23 |
US20020004823A1 (en) | 2002-01-10 |
US7469273B2 (en) | 2008-12-23 |
EP1170665B1 (de) | 2004-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60008088D1 (de) | Mehrprozessorsystem Prüfungsschaltung | |
ES2196893T3 (es) | Sistema de tratamiento de datos con acceso no uniforme a memoria (numa) que envia especulativamente una peticion de lectura a un nodo de tratamiento remoto. | |
SE8405456D0 (sv) | Mycket snabbt minnes- och minnesforvaltningssystem | |
CA2245106A1 (en) | Method and system for input/output control in a multiprocessor system utilizing simultaneous variable-width bus access | |
BRPI0509082A (pt) | sistema de memória em cache e controlador de cache para processador de sinais digitais embutido | |
KR930016891A (ko) | 캐쉬 제어기 | |
ATE459920T1 (de) | Verfahren und vorrichtung zur verwaltung von cache-speicherzugriffen | |
DE60042332D1 (de) | Mechanismus zur umordnung von transaktionen in rechnersystemen mit snoopbasierten cachespeicherkohärenz-protokollen | |
TW200502679A (en) | Access request for a data processing system having no system memory | |
KR910015933A (ko) | 원칩 마이크로프로세서 및 그 버스시스템 | |
DE69817298D1 (de) | Vorrichtung zur Kommunikation zwischen Informationsverarbeitungseinheiten und mit einem gemeinsamen Bus verbundenenen Prozessoren | |
Dahlgren | Boosting the performance of hybrid snooping cache protocols | |
DE60314145D1 (de) | Methode und vorrichtung welche einen externen zugriff zu internen konfigurationsregistern erlauben | |
DE69618831D1 (de) | ECC-geschützte Speicherorganisation mit Lese-Änderungs-Schreib-Pipelinezugriff | |
EP1652091A4 (de) | Verfahren und vorrichtungen zur bereitstellung früher antworten aus einem abgesetzten daten-cache | |
KR970067364A (ko) | 멀티모드 캐시 메모리 | |
WO2004091136A3 (en) | Multi-node system in which global address generated by processing subsystem includes global to local translation information | |
KR950009444A (ko) | 캐시 일관성 유지 방법 및 캐시 일관성 유지 데이타 처리 시스템 | |
TW200728985A (en) | Reduction of snoop accesses | |
TW200517856A (en) | Prefetch control in a data processing system | |
Hockauf et al. | Exploiting spatial and temporal locality of accesses: A new hardware-based monitoring approach for DSM systems | |
BRPI0621274A8 (pt) | Métodos e dispositivos para acesso de dados em placas combinadas sim e de armazenamento de massa | |
ATE320043T1 (de) | Anschluss mehrerer prozessoren auf externen speicher mit burst mode | |
KR940007686A (ko) | 캐시(Cache) 메모리를 가지는 프로세서(Processor) | |
Cibej et al. | Symmetry-compressible graphs |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition |