ATE459920T1 - Verfahren und vorrichtung zur verwaltung von cache-speicherzugriffen - Google Patents

Verfahren und vorrichtung zur verwaltung von cache-speicherzugriffen

Info

Publication number
ATE459920T1
ATE459920T1 AT06771913T AT06771913T ATE459920T1 AT E459920 T1 ATE459920 T1 AT E459920T1 AT 06771913 T AT06771913 T AT 06771913T AT 06771913 T AT06771913 T AT 06771913T AT E459920 T1 ATE459920 T1 AT E459920T1
Authority
AT
Austria
Prior art keywords
shared data
shared
accesses
holding
bank
Prior art date
Application number
AT06771913T
Other languages
English (en)
Inventor
Thomas Philip Speier
James Norris Dieffenderfer
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Application granted granted Critical
Publication of ATE459920T1 publication Critical patent/ATE459920T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G06F12/0848—Partitioned cache, e.g. separate instruction and operand caches
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0837—Cache consistency protocols with software control, e.g. non-cacheable data
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
AT06771913T 2005-06-02 2006-06-02 Verfahren und vorrichtung zur verwaltung von cache-speicherzugriffen ATE459920T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/144,207 US7353319B2 (en) 2005-06-02 2005-06-02 Method and apparatus for segregating shared and non-shared data in cache memory banks
PCT/US2006/021401 WO2006130809A2 (en) 2005-06-02 2006-06-02 Method and apparatus for managing cache memory accesses

Publications (1)

Publication Number Publication Date
ATE459920T1 true ATE459920T1 (de) 2010-03-15

Family

ID=37027583

Family Applications (1)

Application Number Title Priority Date Filing Date
AT06771913T ATE459920T1 (de) 2005-06-02 2006-06-02 Verfahren und vorrichtung zur verwaltung von cache-speicherzugriffen

Country Status (10)

Country Link
US (1) US7353319B2 (de)
EP (1) EP1902370B1 (de)
JP (1) JP4477688B2 (de)
KR (1) KR100953854B1 (de)
CN (1) CN101228512B (de)
AT (1) ATE459920T1 (de)
DE (1) DE602006012678D1 (de)
IL (1) IL187807A0 (de)
MX (1) MX2007015246A (de)
WO (1) WO2006130809A2 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7925815B1 (en) * 2006-06-29 2011-04-12 David Dunn Modifications to increase computer system security
US8661265B1 (en) 2006-06-29 2014-02-25 David Dunn Processor modifications to increase computer system security
US8041854B2 (en) * 2007-09-28 2011-10-18 Intel Corporation Steering data units to a consumer
US7809875B2 (en) * 2008-06-30 2010-10-05 Wind River Systems, Inc. Method and system for secure communication between processor partitions
US20100017569A1 (en) * 2008-07-16 2010-01-21 Agere Systems Inc. Pcb including multiple chips sharing an off-chip memory, a method of accessing off-chip memory and a mcm utilizing fewer off-chip memories than chips
US8112585B2 (en) * 2009-04-30 2012-02-07 Netapp, Inc. Method and apparatus for dynamically switching cache policies
JP5121896B2 (ja) * 2010-08-11 2013-01-16 株式会社東芝 マルチコアプロセッサシステムおよびマルチコアプロセッサ
US20130159630A1 (en) * 2011-12-20 2013-06-20 Ati Technologies Ulc Selective cache for inter-operations in a processor-based environment
US9195658B2 (en) 2012-12-12 2015-11-24 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Managing direct attached cache and remote shared cache
CN103268321B (zh) * 2013-04-19 2016-04-27 中国建设银行股份有限公司 高并发交易数据处理方法和装置
US20150370707A1 (en) * 2014-06-24 2015-12-24 Qualcomm Incorporated Disunited shared-information and private-information caches
JP6558009B2 (ja) * 2015-03-23 2019-08-14 富士ゼロックス株式会社 転送装置、転送システムおよびプログラム
KR102411920B1 (ko) 2017-11-08 2022-06-22 삼성전자주식회사 전자 장치 및 그 제어 방법
CN110688331B (zh) * 2018-07-05 2021-08-17 珠海全志科技股份有限公司 一种SoC芯片及读取数据的方法
GB2584440B (en) * 2019-06-03 2021-12-08 Advanced Risc Mach Ltd Cache arrangement for graphics processing systems

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69429777T2 (de) * 1993-09-30 2002-10-17 Apple Computer, Inc. System zur dezentralen massenspeichersteuerung eines rechners mit virtuellem speicher
US5854638A (en) * 1996-02-02 1998-12-29 Opti Inc. Unified memory architecture with parallel access by host and video controller
GB9701960D0 (en) 1997-01-30 1997-03-19 Sgs Thomson Microelectronics A cache system
US5943686A (en) 1997-04-14 1999-08-24 International Business Machines Corporation Multiple cache directories for non-arbitration concurrent accessing of a cache memory
US6029237A (en) * 1997-10-08 2000-02-22 Dell Usa, L.P. Method for simulating the presence of a diskette drive in a NetPC computer that contains only a hard disk drive
US6751704B2 (en) 2000-12-07 2004-06-15 International Business Machines Corporation Dual-L2 processor subsystem architecture for networking system
EP1267272B1 (de) * 2001-06-11 2011-08-17 Zoran Microelectronics Ltd. Ein Spezialspeichergerät

Also Published As

Publication number Publication date
WO2006130809A2 (en) 2006-12-07
US20060277356A1 (en) 2006-12-07
US7353319B2 (en) 2008-04-01
CN101228512B (zh) 2011-05-11
MX2007015246A (es) 2008-02-21
JP2008542923A (ja) 2008-11-27
DE602006012678D1 (de) 2010-04-15
KR20080014899A (ko) 2008-02-14
CN101228512A (zh) 2008-07-23
EP1902370A2 (de) 2008-03-26
JP4477688B2 (ja) 2010-06-09
IL187807A0 (en) 2008-08-07
EP1902370B1 (de) 2010-03-03
WO2006130809A3 (en) 2007-02-08
KR100953854B1 (ko) 2010-04-20

Similar Documents

Publication Publication Date Title
IL187807A0 (en) Method and apparatus for managing cache memory accesses
DE60008088D1 (de) Mehrprozessorsystem Prüfungsschaltung
ATE509317T1 (de) Verfahren und vorrichtung zur bereitstellung von unabhängigem logischem adressenraum und zugangsverwaltung
TW200707191A (en) Data processing system, cache system and method for issuing a request on an interconnect fabric without reference to a lower level cache based upon a tagged cache state
ATE262197T1 (de) Sdram-steuerungvorrichtung für parallele prozessorarchitektur
MY135115A (en) Portable data storage device using memory address mapping table
DE68917325D1 (de) Verfahren und Vorrichtung zum Schreiben gegenseitiger verriegelter Variablen in einen integrierten Cachespeicher.
ATE456327T1 (de) Tragbare vorrichtung
EP0343567A3 (de) Mehrprozessoranordnung und Cache-Speichervorrichtung zur Verwendung in dieser Anordnung
TW200508862A (en) Implementation of memory access control using optimizations
EP1555618A3 (de) Verfahren und Vorrichtung für die Speicherverwaltung in einem Multiprozessor-Rechnersystem
DE602007007566D1 (de) Verschleierung von Speicherzugriffsmustern
BR9902981A (pt) Processo de operação de um dispositivo de jogo de diversão por meio de um portador de dados, dispositivo de jogo de diversão eletrônico, e, sistema para execução de um jogo
WO2002001366A3 (en) Cache line pre-load and pre-own based on cache coherence speculation
GB2471786A (en) Technique to share information among different cache coherency domains
TW200710651A (en) Automatic detection of micro-tile enabled memory
DE60042332D1 (de) Mechanismus zur umordnung von transaktionen in rechnersystemen mit snoopbasierten cachespeicherkohärenz-protokollen
ATE247850T1 (de) Vorrichtung zur kommunikation zwischen informationsverarbeitungseinheiten und mit einem gemeinsamen bus verbundenenen prozessoren
DE602005015811D1 (de) Auf dem Speicher basierender Kreuzvergleich für Kreuzsicherungssysteme
DE60314145D1 (de) Methode und vorrichtung welche einen externen zugriff zu internen konfigurationsregistern erlauben
EP2339472A3 (de) Arithmetische Verarbeitungseinheit, Informationsverarbeitungsvorrichtung und Steuerverfahren für Cache-Speicher
TW200731074A (en) Hardware-assisted device configuration detection
EP1806679A3 (de) Speichervorrichtung zum Schutz vor Datenfälschung
WO2006102665A3 (en) Global modified indicator to reduce power consumption on cache miss
DE69430973D1 (de) Informationsverarbeitungssystem mit einem Cachespeicher und Vorrichtung zur Datenvorausholung

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties