WO2000065889A1

WO2000065889A1 - Porous power and ground planes for reduced pcb delamination and better reliability

Info

Publication number: WO2000065889A1
Application number: PCT/GB2000/001119
Authority: WO
Inventors: Robert Japp; Mark Poliks
Original assignee: International Business Machines Corporation; Ibm United Kingdom Limited
Priority date: 1999-04-26
Filing date: 2000-03-23
Publication date: 2000-11-02
Also published as: US6944946B2; HK1028701A1; HUP0200876A2; CZ20013829A3; AU3443600A; CN1226904C; CN1272038A; JP3495315B2; ATE233466T1; DE60001500D1; PL351138A1; IL145852A0; EP1190608B1; PL196239B1; US20030196749A1; IL145852A; MY125420A; HU225075B1; CZ301187B6; JP2000323840A

Abstract

Power and ground planes (203, 205) that are used in Printed Circuit Boards (PCBs) and that comprise porous, conductive materials are disclosed. Using porous power and ground plane materials in PCBs allows liquids (e.g., water and/or other solvents) to pass through the power and ground planes (202, 205), thus decreasing failures in PCBs (or PCBs used as laminate chip carriers) caused by cathodic/anodic filament growth and delamination of insulators. Porous conductive materials suitable for use in PCBs may be formed by using metal-coated organic cloths (such as polyester or liquid crystal polymers) or fabrics (such as those made from carbon/graphite or glass fibers), using metal wire mesh instead of metal sheets, using sintered metal, or making metal sheets (202, 205) porous by forming an array of holes (220) in the metal sheets. Fabrics and mesh may be woven or random. If an array of holes (220) is formed in a metal sheet, such an array may be formed with no additional processing steps than are performed using conventional PCB assembly methods.

Description

POROUS POWER AMD GROUND PLANES FOR REDUCED PCB DELAMINATIQN AND BETTER RELIABILITY

The present invention relates generally to the field of computer manu acturing and more specifically to reducing delammation of, and cathodic/anodic filament growth on, boards used m computers

Computers and similar electronic equipment have become ubiquitous elements in the lives of people Many businesses, banks, and governments rely on computers for their everyday activities A large portion of the global community require that computers be reliable, stable facets of their economic, societal, and communication foundations Computers today are required to run longer, with less down-time, than at any time m the past

Because computers are so necessary, there has been an increased emphasis by computer designers on reliability. Many systems today cannot tolerate the extended down time necessary to replace failed components that make up the computer system If each component is designed to last longer and be more reliable, then each computer, which is made exclusively of components, w ll last longer and be more reliable

This emphasis on reliability of components has been applied to Printed Circuit Boards (PCBs) Most components m a computer system are designed by placing semiconductor packages or chips onto a PCB PCBs are called "printed" because circuit runs or lines of copper are placed on the boards using techniques that were originally similar to the news print process These circuit lines connect the semiconductor packages or chips together PCBs can be as simple as an insulator that has lines printed on one or both sides and one or more components attached to one or both sides PCBs are generally more complex however, and are usually made of conductive metal power and ground planes and several signal planes containing circuit lines sandwiched between layers of insulator, w th metal lines and pads on the top and bottom surface of the sandwich Top and bottom conductors are connected with each other and internal circuit layers using metal plated through holes (PTHs)

PCBs made m this manner have become the standard m electronics Advances m manufacturing methods have made PCBs relatively inexpensive yet their simplicity makes them reliable There are, however, problems associated witn PCBs. One of the causes of some of these problems is water. The insulators in PCBs tend to be water permeable and to naturally absorb relatively n gh concentrations of water. Even if a PCB was dry when the component assembly process was completed, it may soon reabsorb water from humid a r or through other processing steps. Thus, PCBs contain water, and this water freely permeates through insulating layers. Unfortunately, power and ground planes, which are usually made of copper metal, are not water permeable.

This lack of permeability affects PCBs and can cause failures.

Water collects at the interface between a power/ground plane and the insulating layers, which sandwich the power/ground plane. The chips, chip carrier pacKages, or other components are soldered to the PCB (usually by wave soldering or infrared heat) . These temperature increases can cause water that has collected at interfaces between the power/ground plane and the insulating layers to flash to steam. Water increases in volume dramatically as it becomes steam, and this expanding water/steam mixture can cause delamination of the insulator. In fact, "blisters" can appear in the surface of the insulator, leading to cracking of the insulator, l ne breakage, package ruptures, cracked PTH barrels, and other similar deleterious effects.

For the water to "escape" the confines of the insulator, the water must diffuse through the insulator to an area of lower water concentration This area of lower water concentration generally only occurs at the periphery of the PCB including the top and bottom surfaces, where the laminate layers meet air. Assuming that the a r actually has lower concentrations of water, diffusion of water through the dielectric into the atmosphere will occur over a long time. Until water has been removed from the PCB, however, the water can cause Jol ster damage

Another water-caused failure mechanism in PCBs is cathodic-anod c filament growth (CAF) , which occurs when circuit board shorts grow along glass fibers. The shorts are formed when water leaches metal ions from adjacent conductors into the interface Detween a glass fiber and the dielectric. The copper ions are deposited when an electrical b as s applied; th s deposition tends to form conductive dendrites . When the material is m solution, it is generally ionic so that it will migrate toward a metal feature that s oppositely charged. Cathodes are positively charged areas, while anodes are negatively charged areas Thus, metal dendrites usually grow between two oppositely charged, local cathodic/anodic regions These conductive metal dendrites then cause electrical shorts.

The failure mechanisms caused by water have been exacerbated somewhat by the use of PCBs for chip carriers. Chip carriers are devices to which chips are placed and connected before being connected to a board. In the past, these chip carriers were made almost exclusively of ceramics. Because of the use of ceramics for chip carriers, the Joint Electronic Device Engineering Council (JEDEC) , a body organized to promulgate standards for electronic manufacturing, devised testing standards for chip carriers that essentially assume that the base substrate material absorbs no water at all. Now that PCBs have begun to be used in chip carriers, water migration and the problems associated therewith are more prevalent because there is simply more water in these organic materials. Chip carriers, which are made from organic laminate materials, are called laminate chip carriers (LCCs) .

Therefore, without a way to limit failures caused by cathodic/anodic dendrite growth and delammation of insulators in organic LCCs, PCBs and LCCs will continue to have higher numbers of failures and reliability problems .

The present invention provides a power/ground core for use m a printed circuit board as recited m claim 1. According to another aspect, the invention provides methods of making printed circuit boards as recited m the independent method claims. Preferred features are recited m the dependent claims.

Accordingly, the embodiments of the present invention provide power and ground planes that are used m printed circuit boards (PCBs) and that comprise porous, conductive materials. Porous power and ground plane materials allow water and/or other solvents to pass through the power ana ground planes, thus decreasing failures in PCBs (or PCBs used as laminate chip carriers) caused by cathodic/anodic filament growth and delammation of insulators. Porous conductive materials may be formed by using metal-coated cloths (such as polyester) or fabrics (such as those made from carbon/graphite or glass fibers) , using metal wire mesh instead of metal sheets, using sintered metal, or making metal sheets porous by forming an array of holes m the metal sheets. Metal mesh or fabric may be made in woven or random paper configurations. If an array of holes is formed m a metal sneet, such an array may be formed with no additional processing steps than are performed using conventional methods.

The preferred exemplary embodiment of the present invention will hereinafter be described in conjunction with the appended drawings, where like designations denote like elements, and:

FIG. 1 is a perspective view of a cross-section of a power core patterned n accordance with a preferred embodiment of the present invention;

FIG. 2 is a top view of a power core patterned in accordance w th another preferred embodiment of the present invention;

FIG. 3 is cross-sectional views of preferred power or ground planes for several embodiments of the present invention;

FIG. 4 s cross-sectional views of a six-layer printed circuit board and the layers that make up a six-layer printed circuit board n accordance with a preferred embodiment of the present invention;

FIG. 5 is a process flow chart of a method for making and using a power or ground plane in accordance with a preferred embodiment of the present invention; and

FIG. 6 contains cross-sectional views of a six-layer printed circuit board and the layers that make up a s x- layer printed circuit board.

The preferred embodiments of the present invention overcome the limitations of the prior art by providing Printed Circuit Boards (PCBs) having conductive, porous materials for power and ground planes. The materials are preferably porous to water and other solvents. The present invention relates to manufacturing of PCBs A short introduction to general manufacturing techniques for PCBs will now be given, followed by the preferred embodiments.

In order to make a printed circuit board, the starting material s usually a sheet consisting of fiberglass and epoxy resin. This is often termed "prepreg" because the fiber is impregnated with resin during preliminary processing The resin essentially acts a binder to bind fiber into a board In place of the fiberglass cloth, it is possible to use compressed paper or other suitable materials. The basic board is therefore a flat, rigid or lightly flexible dielectric material that will be fabricated into the final printed circuit. This starting material can be laminated with a tnin layer of copper on both sides of the board w th suitable adnesion. The combination s commonly called copper clad laminate (CCL) These CCLs can either become simple double sided boards (having two sides of copper lines) or they can be circuitized and laminated with additional dielectric into multilayer composites.

In most cases, holes are provided through these boards (usually by drilling) to accommodate electrical connection of the various electronic components that will be attacned. Tne noles are usually drilled using high speed drilling machines and the locations of the holes are specified m the drawings or αesign for the boards.

In order to make an electrical connection from one side of the copper laminate through the holes to the other side, the plastic wall of the hole must be made conductive. This is accomplished by a chemical process commonly known in the industry as metallization, and the process consists of a relatively complicated series of chemical tanks and rinses and an activating step to apply a thin copper layer to the hole walls.

Since the copper layer formed by the metallizing process is generally too thin to form a suitable electrical bridge between the two layers of the board, copper electroplating is used to deposit a heavy layer of copper n the holes in order to form a suitable copper cross section for carrying current. Copper plating can be followed by tin-lead or tin plating m order to improve solderability .

After metallization, c rcuitization is performed on tnose surfaces that require circuit patterns. The circuit pattern is a circuit design that is applied to the metal surface of the drilled board in accordance with the requirements of the specifications or design. The image can be formed by applying an organic photoresist coating applied as a dry film. Ultraviolet (UV) light is projected through a mask onto the photoresist. The mask contains shapes that block the UV light. For negative photoresist, the areas of the photoresist that are not exposed to the UV light are removed during the subsequent development step. Chemical etching is then used to remove the exposed surface metal Next, the remaining photoresist is stripped, leaving only the metal pattern.

Turning now to FIG. 6, an example of a six-layer PCB and the layers that make up the six- layer PCB are shown. In FIG. 6, portions of a PCB are shown at various manufacturing stages. Six-layer PCB 120 comprises a "composite" formed by pressing (called "laminating") together two signal cores 101 and 130, one power core 111, and dielectric layers 150 and 152 The cores are individually patterned and then pressed to form a composite PCB. During this pressing, the dielectric will reflow into any gaps that exist between the cores and dielectric layers. After pressing, the composite will be drilled, epoxy smeared onto exposed drilled copper layers will be removed, through holes will be plated, and further processing performed For simplicity, FIG 6 shows dielectric reflow areas as containing air instead of dielectric. In addition, plated through holes (PTHs) are shown as solid metal, although these will generally be cylindrical metal holes. Finally, tooling holes, which are used to align artwork to the laminate and the layers together, are not shown.

Signal core 100 comprises a dielectric layer 104 sandwiched between two copper layers 102 and 105. Signal core 100 is a CCL on which no processing has been performed. Copper layers 102 and 105 will be signal carrying layers on which lines of copper will be made. Copper layer 102 may also have pads to which chips or surface-mounted packages containing chips will be soldered. Signal core 101 s a representation of signal core 100 after signal core 100 has been patterned. Signal core 101 comprises copper layers 102 and 105, which have been patterned with circuitry, spacing for PTHs and other clearance/tooling holes, and dielectric layer 104. Copper layer 102 has two lines (not numbered) and two pads 107 and 103, while copper layer 105 has five lines. In addition, copper layer 105 has clearance area 170 through which a PTH will exist after signal core 101 is laminated into a composite, drilling performeα, and holes plated.

Power core 110 m FIG. 6 comprises a dielectric layer 114 sandwiched between two copper layers 112 and 115. Copper layers 112 and 115 may be thicker than copper layers 102 and 104 to provide extra current carrying capability. Power core 110 is a CCL on which no processing has been performed. Copper layer 112 will become the power plane of a PCB, while copper layer 115 will become the ground plane of a PCB (or vice versa) . Power core 111 is a representation of power core 110 after power core 110 has been patterned. Power core 111 comprises copper layers 112 and 115 that are now patterned and dielectric layer 114. Copper layer 112 is patterned with two clearance areas 182 and 179, while copper layer 115 is patterned with two clearance areas 184 and 180. These clearance areas will prevent the power and ground planes from contacting PTHs that will be drilled m these locations after power core 111 has been pressed into a composite and holes have been drilled and plated.

A completed PCB portion is shown as six layer PCB portion 120. It is common to call this PCB a "six layer" board because it has six conductive layers S x layer PCB portion 120 is shown after signal cores 101 and 130, power core 111, and dielectric layers 150 and 152 have been pressed to form a composite. The composite nas been drilled, epoxy smear has been removed from the holes, and the holes have been plated. In addition, components may be attached to the completed PCB. For instance, a J-leaded package 160 has been soldered to pads 107 and 103 of copper layer 102 of signal core 101. Signal core 130 is a patterned signal core similar to signal core 101. Signal core 130 comprises copper layers 132 and 135 and dielectric layer 134. Copper layers 132 and 135 have been patterned to form lines. Dielectric layer 150 has been added between power plane (copper layer) 112 of power core 111 and the copper layer 105 of signal core 101, while dielectric layer 152 has been added between ground plane (copper layer) 115 of power core 111 and copper layer 132 of signal core 130. Each dielectric layer 150, 152 may have been made from more than one layer of dielectric.

Several PTHs are shown in PCB 120. PTH 109 connects power plane 112 to J-lead 161, a line on patterned copper layer 105, and a line on patterned copper layer 135. Clearance area 180 prevents PTH 109 from shorting to ground. Note that clearance area 180 would be filled with reflowed dielectric after lamination, but this is not shown m FIG. 6 for simplicity. PTH 108 connects signal lines on copper layers 102, 105, 132, and 135. Clearance areas 184 and 182 prevent PTH 108 from contacting ground plane 115 or power plane 112, respectively. PTH 106 connects ground plane 115 with lines or pads on copper layers 135, 132, and 102.

It should be noted that electrical clearance holes, while allowing some amount of localized water to pass, do not provide sufficient porosity to moisture needed to prevent or eliminate cathodic/anodic filament growth effects or delammation. For instance, m FIG. 6, clearance area 180 will allow some water near the area to pass; however, the size of this area has been exaggerated for clarity and it will be much smaller actual LCCs. The distance between and size of PTHs have also been exaggerated for clarity, and m reality the distances will be much larger m most areas and the size smaller. Thus, there will generally be some locations between a ground or power plane and a PTH, through which some small amount of moisture may diffuse, but these small sites near PTHs are not sufficient to provide the porosity that is necessary to prevent or reduce cathodic/anodic filament growth effects or delammation.

The insulating or dielectric materials used in PCBs are able to retain relatively high amounts of water. These materials absorb water during processing. They also have moderate diffusion constants, which allow the water to travel. Conversely, power and ground planes are generally copper, which do not allow water to pass. As the water diffuses through the insulators, the metallic power and ground planes are essentially barriers that stop diffusion. Thus, water collects at the interface of power/ground planes and dielectric layers.

The preferred embodiments of the present invention overcome the limitations of the prior art by providing power and ground planes that are used in Printed Circuit Boards (PCBs) (or PCBs used as Laminate Chip Carriers (LCCs)) and that contain conductive, porous materials. By providing high porosity, these power and ground plane materials allow water or other solvents to pass through the power/ground planes, thereby reducing or eliminating cathodic/anodic filament (CAF) growth and blisters caused by expanding solvent. Water is the mam cause of CAF, but other solvents are known to cause delammation. In particular, tπchloroethylene, methylene chloride, benzyl alcohol, and propylene carbonate are solvents that can cause delammation or bubbling effects

The preferred embodiments comprise a variety of conductive, porous materials that may be used for the power and ground planes of PCBs. There are a number of materials available that meet the requirement of porous power and ground planes. For instance, embodiments of the current invention may be entirely metallic (metal foils with an array of holes, sintered/powdered metal, metal wire mesh, etc.), or may have fibrous base materials wherein increased conductivity is provided by metallization (carbon fiber coated with metal, glass fiber coated with metal, polyester coated w th metal, etc.) . Depending on the type of base conductive material used, different processes may be used to form both the small moisture diffusion holes and the functional electrical clearance holes.

Before proceeding to the preferred embodiments, a short discussion of terminology is beneficial. As stated m the Overview section, "prepreg" is a term that generally connotes fiberglass and epoxy resin. This is often termed "prepreg" because the fiber is impregnated with resm during processing. Sheets of fibrous materials may be called "fiber composites," while sheets of fibrous materials containing resin are generally called "fiber resm composites." Unfortunately, when one or more signal layers are laminated with one or more power/ground planes, or a power/ground plane is laminated between sheets of prepreg, the resulting item is called a "composite." To avoid confusing this composite structure with fiber composites or fiber resm composites, fiber composites and fiber res composites will be called "fiber laminate." The term "fiber laminate" is intended to encompass all types of prepreg, fiber composites, fiber resm composites, dielectrics, insulators and other materials used in PCB manufacturing. Additionally, embodiments of the present invention may use conductive fiber laminates (such as prepreg infused with copper) . It should be noted as well that, while the term "fiber laminate" is used herein, this term is intended to denote all types of thermosettmg resins and thermoplastic polymers presently used to construct PCBs, including but not limited to epoxies, bismaleimide triaz e epoxy, cyanate esters, polyimides, polytetrafluoroethylene (PTFE) and other fluoropolymers , etc., whether or not they contain any fiber or filler.

Porous, metallic power and ground planes may be made a number of ways. The most preferred method for making a porous, metallic power plane is to add a number of holes to the metal foil that is normally used the PCB manufacturing process. By adding an array of holes to the metal foil, the metal foil will be relatively porous to water. It is preferred that such holes be sized between 0.001 and 0.010 inches in diameter and be spaced a maximum of 0.050 inches apart to provide adequate porosity to water or other solvents. The most preferred diameter is 0.002 inches, as this diameter can be made by common lithography and allows adequate power distribution with even less than 0.050 inch spacmgs. Smaller holes may have to be created through non-standard processes, such as laser drilling In general, the minimum spacmgs between holes depends on electrical design requirements for current carrying ability While other sizes and spacmgs will increase water/solvent transfer tnough power/ground planes, the spacmgs and sizes given will allow sufficient water transfer while not detracting too much from the electrical current distribution ability of the metal layer Thus, these spacmgs and sizes are preferred.

The size and spacing of the holes may also be somewhat influenced by when and how the holes are added to the metal foil. The preferred stage to add holes to the metal laminate is at the imaging/etching steps. Imaging of power and ground planes is already performed to remove metal for clearance holes to which the PTH will not be connected. In addition, designs that have both digital and analog components on the same PCB usually have separate power and ground planes. The digital circuitry has one set of power and ground planes, while the analog components have another set of power and ground planes. The separation of these planes requires areas of the power/ground planes to be removed during imaging steps. Because imaging is already being performed during these steps, simple modifications to the imaging process will allow holes to be made to increase the porosity of the power/ground planes.

For instance, if photolithography is being used to remove portions of the planes, a photoresist is applied to the surface of the plane. As previously explained, the photoresist is exposed to ultraviolet (UV) light through a mask to create areas of exposed (polymerized) photoresist that will subsequently remain after the resist is developed When unexposed photoresist has been removed, the underlying copper layer is uncovered The uncovered areas of copper are then removed during etching, while tne areas of copper covered by resist are protected from the etchant To create an array or a plurality of holes m tne copper layer, the mask can be changed to include a plurality of opaque areas that will create the array of holes in the laminate. How to change the mask to create the array depends on the type of processing being used. For instance, f positive photoresist is being used, the image on the mask will be an inverse of the mask used for the negative photoresist Making masks to create patterns using particular photoresists is well known m the art

Photolithography has the benefit that fairly small holes may be produced

Using screened ink to create a pattern on the surface of the layer is also well known the art. The screen is similar to a mask in the sense that it blocks ink that s pushed through the screen and onto the layer. Thus, the image on the screen is the inverse (the negative) of the image that will be on tne layer. The ink protects the layer from the etchant in a subsequent etching step; areas of the layer where there s no ink will be etched and the metal m these areas removed. If an array of holes m the metal foil is desired, an array of "islands" on the screen generally will be made. Tne islands on the screen will block the ink and create holes m the ink that is deposited on the surface of the layer. These holes n the ink will subsequently become holes m the metal laminate after etching is performed. Another processing step removes the ink following the etch. Screening to create a plurality of holes in the laminate has the detriment that larger holes must be created, as very small holes are difficult, if not impossible, to make with this method.

FIG. 1 shows a portion 200 of a power core that has been made accordance with a preferred embodiment of the invention. Power core 200 comprises power plane 202 (a copper layer) , dielectric layer 204 and ground layer 205 (a second copper layer) . Power core 200 then (prior to drilling, etc.) is a normal CCL similar to power core 110 shown previously in FIG. 6. Photolithography and etching have been performed to make an array of porosity holes 220 and clearance holes 210, 250. Clearance holes 210 and 250 act to isolate power plane 202 or ground plane 205 from PTHs (or tooling holes) . Porosity holes 220 have been arrayed n rows and columns that are relatively parallel. Location 260 indicates where a porosity hole 220 would have been m the array, but porosity hole 220 was too close to clearance hole 210 and was omitted. Although this example shows that a porosity hole 220 m location 260 was omitted, the reason for the omission is because there is already some porosity provided by clearance hole 210 The porosity hole that would have been in location 260 could be made if desired. Both clearance holes 210, 250 could be made through photolithographic processes during processing (although tooling holes could be made during tooling hole steps) . Thus, porosity holes 220 could be made during the same photolithographic step as that used to make clearance holes 210, 250

Although the array of holes 220 are shown m parallel rows and columns, other arrays are possible. For instance, the columns or rows could be staggered as shown m FIG. 2. FIG. 2 shows the top surface (copper layer 202) of a portion of a power core 280. The columns of holes 220 are along parallel lines, and the rows of holes 220 are also along parallel lines; however, the location of the holes along these lines is staggered or alternating.

In addition, although these examples discuss copper foil, it should be noted that this technique can also be applied to power plane conductors comprised of other metals and combinations of metals such as copper/mvar/copper and copper/stainless steel/copper, etc.

Power cores that have an array of holes 220, such as power core 200, may be used as shown in FIG. 6 with little change m processing steps other than the described small changes to the photolithographic or screened ink steps .

As indicated above, other materials m addition to copper foil may be used to provide porous power or ground planes suitable for use m PCBs or LCCs . Some of these materials may be relatively brittle during drilling stages of PCB or LCC manufacturing. For instance, fibrous materials may be damaged more easily than metal foils during drilling. In addition, because photolithographic and etching techniques may not be able to pattern some of these porous power and ground planes, it is preferred that particular changes to normal PCB or LCC fabrication steps be made. Before proceeding to other materials that may be used for porous power and ground planes, general steps involved with using and making porous power/ground planes from porous material will be discussed.

Turning now to FIG. 3, this figure illustrates tnree preferred configurations of porous power and ground planes. Each of these configurations entails slightly different processing steps to make and use a porous power or ground plane in a PCB/LCC. The most preferred configuration of a porous power and ground plane is shown as power/ground core 300. Power/ground core 300 comprises a porous plane 304 sandwiched between two layers of fiber laminate 302, 305. Two clearance holes 310 are shown; these holes have been drilled power/ground core 300 to provide clearance for PTHs after power/ground core 300 has been laminated together with another power/ground core, and one or more signal cores Laminating creates a composite that will subsequently be drilled and metallized to create a PCB or LCC. By laminating a porous plane 304 between two fiber laminate layers 302, 305, the fiber laminate layers provide protection for the porous plane during drilling and handling. Fiber laminate layers 302, 305 may be non-conductive or conductive. In the latter embodiment, power/ground core 300 would be a conductive composite Power/ground core 300 could then be laminated between layers of non-conductive fiber laminate to create a larger "core", or power/ground core 300 could be laminated, along with other signal layers, power/ground cores, and non-conductive fiber laminate layers, into a PCB composite .

FIG. 3 also shows second and third less preferred configurations for porous power and ground planes that are more susceptible to drilling and handling damage. Power/ground core 320 comprises a layer of fiber laminate 324 sandwiched between two layers of porous planes 322, 325 Again, fiber laminate layer 324 can be conductive or non conductive Power/ground core 320 has been drilled with clearance holes 330. Power/ground core 350 comprises a porous plane 352. Similarly, power/ground core 350 has been drilled with clearance holes 360. These are less preferred embodiments of power/ground cores because the porous plane is exposed to potential drilling and handling damage. However, if enough care is taken during handling and drilling, minimal or no damage to the porous materials making the power/ground planes might result. Encapsulating porous materials, which are susceptible to handling or drilling damages, m fiber laminate lessens the potential for damage and is, thus, preferred

Each of these cores may be processed in a slightly different manner. In general, power/ground core 300 will be laminated after an optional adhesion promoting process (using chemicals such as silane) is performed on porous plane 304 Then the power/ground core will generally be drilled with clearance holes 310. Drilling is used at this stage lieu of patterning w th photoresist and etching because fiber laminate ( its dielectric or conductive configurations) m general cannot be etched. Additionally, clearance holes 310 may be filled with an insulator/dielectric at this step. The drilled power/ground core 300 can then be laminated into a composite with another power/ground core and one or more signal cores The composite is then drilled and metallized (for PTHs) to form a PCB or LCC Optionally, power/ground core 350 can be drilled, treated with an adhesion promoting process, then laminated with two sheets of fiber laminate into power/ground core 300. While mechanical drilling of power/ground core 350 is suitable for creating clearance holes and tooling holes, laser or other less damaging drilling is preferred for power/ground plane materials that are susceptible to drilling damage. In general, power/ground core 320 may be formed by treating porous layers 322, 325 with an (optional) adhesion promotion process. A sheet of fiber laminate (conductive or non-conductive) is then laminated between the two porous layers. Drilling is usually performed next to create clearance (or tooling) holes 330. Preferably, laser or other less damaging drilling would be used for power/ground plane materials that are susceptible to drilling damage. Laser drilling has the additional advantage m this embodiment of patterning the two conductive, porous layers with different clearance hole patterns. Filling of clearance or tooling holes with insulating/dielectric material may be performed next. Power/ground core 320 may then be laminated into a composite along with another power/ground core and one or more signal planes.

In general, power/ground core 350 may be drilled, treated with an optional adhesion promoting material (such as a silane or copper oxide treatment) , and laminated with two layers of fiber laminate (conductive or non-conductive) to form core 300. Optionally, power/ground core 350 can be drilled, treated with an adhesion promoting step, and then laminated into a composite with another power/ground core, several layers of fiber laminate, and one or more signal cores. For instance, to form a six- layer composite, the layers from "top" to "bottom" of the composite would be as follows: a signal core (such as signal core 101 of FIG. 6), one or more layers of fiber laminate, a power/ground core 352, one or more layers of fiber laminate, a power/ground core 352, one or more layers of fiber laminate, and a second signal core (such as signal core 130 of FIG. 6) . This composite can then be drilled and metallized to create a PCB/LCC.

As previously discussed, it is preferred that conductive materials used for porous power or ground planes that are susceptible to drilling or handling damage be formed nto a power/ground core wherein the porous conductive material is sandwiched or encapsulated between two layers of fiber laminate. Forming power or ground cores m this manner will provide support and protection for the porous conductive material during drilling steps. Th s protection reduces the amount of fibrous material that might be broken by the drilling process. A power core like power core 320

(similar to power core 110 of FIG. 6) or power core 350 may also be made, but drilling and/or handling might cause some splintering and cracking of the porous material. Additionally, loose fibrous material may contaminate some processing steps. By encapsulating the fibrous material and adding insulator/dielectric into drilled holes, the fibrous material is less likely to contaminate subsequent processing steps.

Referring now to FIG. 4, several cross-sectional views of power and ground cores are shown, along with a six layer PCB/LCC made with these cores FIG. 4 is an example illustrating a power core 1000, a drilled power core 1001, a ground core 1010, a drilled ground core 1011, and a six-layer PCB/LCC 1020 Power core 1000 was formed by performing an adhesion promoting process on porous power plane 1004, then laminating this plane with two layers of dielectric 1002 and 1005. Power core 1000 was then drilled to create clearance holes 1082 and 1079. A "normal" CCL power core would be etched, after a photoresist mask has been applied, to create an imaged power core (i.e., power core 111 of FIG. 6) . Because etching may not be possible on some of the porous, conductive materials used for power/ground planes or on fiber lamination, drilling is the preferred method of creating clearance holes. Power core 1000 and 1001 m this example is essentially a porous, conductive layer sandwiched between two non-conducting fiber laminates. Ground core 1010 was formed by performing an adhesion promoting process on porous ground planes 1012, 1015, then laminating these planes on both sides of a layer of conductive fiber laminate. Ground core 1010 was then drilled to create clearance holes 1084 and 1080. Ground core 1010 in this example is essentially one conductive plane having three conductive layers (one layer of conductive fiber laminate sandwiched between two layers of porous, conductive materials) . Although not shown n FIG. 4, dielectric or other insulator may be added to power core 1001 and ground core 1011 to fill the clearance holes in these cores.

Concerning conductive fiber layer 1014, a preferred method of making this layer is to add 40 percent by volume of copper powder to a fiber or fiber/res layer. During lamination, the copper should be distributed evenly throughout the fiber layer. Other conductive fillers may be used, along with other types of layer materials, but this filler and layer material has the benefits of being relatively inexpensive and being commonly used m PCB manufacturing.

After the cores have been drilled (and insulator added, if desired) , power core 1001 and ground core 1011 are then pressed together, along with patterned signal cores 101, 130 and fiber laminate layer 1099, to form a composite. Th s composite is drilled and metallized to create PTHs After attaching components to the PCB/LCC, exemplary six layer PCB/LCC portion 1020 results. Fiber laminate layer 1099 is a non-conductive, dielectric layer used to isolate signal plane 132 from ground core 1011, and particular porous plane 1015 of ground core 1011. There is an equivalent fiber laminate layer between power core 1001 and ground core 1011 to adhere these planes together.

PTH 1008, similar to PTH 108 of FIG. 6, connects lines of signal layers 102 and 105 of signal core 101 with lines of signal layers 132 and 135 of signal core 130. Clearance areas 1082 and 1084 prevent ground and power layers from contacting the PTH. Although clearance areas 1082 and 1084 are shown filled with "air, " m reality these areas will usually be filled with dielectric: either the areas were filled with dielectric (or another insulator) after drilling the power or ground core, or the areas will be filled with dielectric/insulator during lamination.

PTH 1009, similar to PTH 109 of FIG. 6, joins pad 103 and a line on layer 135 of signal core 130 with power plane 1001. Clearance area 1080 prevents PTH 1009 from connecting to ground core 1011. Similarly, PTH 1006, similar to PTH 106 of FIG. 6, joins lines on layer 102 of signal core 101 and on layers 135, 132 of signal core 130 with ground core 1011. In this example, ground core 1011 comprises three conductive layers (two porous planes 1012 and 1015, and one conductive fiber laminate 1014), all of which are connected to PTH 1006. Clearance area 1079 prevents PTH 1006 from connecting to power layer 1004.

In the example of FIG. 4, most fiber laminate layers separating the various cores are shown as being relatively thin. For instance, fiber laminate layers 1002, and 1005 are thin This is for representation only, as those skilled m the art realize that more layers, thinner, or thicker layers of fiber laminate may be added if needed Comparing six layer PCB/LCC 1020 of FIG 4 with s x layer PCB/LCC 120 of FIG. 6, there are few differences other than PCB/LCC 1020 has separate power and grounα cores. PCB/LCC 1020 also has porous power and ground planes that allow water or other solvents to freely disperse through the various layers comprising PCB/LCC 1020. Porous power ana ground planes limit failures caused by cathodic/anodic filament (CAF) growth and delammation of insulators . A preferred method of forming a power or ground core (such as power core 1000) containing porous conductive material m accordance with the current invention is shown FIG. 5. Method 400 of FIG. 5 is preferably used to form both the power and ground cores and to combine the power ana ground cores into a composite PCB or LCC. This method is also used for the preferred embodiments wherein porous conductive material is sandwiched between two layers of fiber laminate, as n power plane 1000. This embodiment allows more protection for the internal porous, conductive material. In addition, fiber laminate can help "seal" metal-covered fibrous materials and other loose materials, which helps to keep the fibrous material internal to the laminate This s particularly helpful the case of carbon materials, which could potentially contaminate portions of the PCB/LCC and the manufacturing process. Method 400 begins when an optional thin layer of metal coating is made over the porous material being used (step 410) The metal-clad fibrous materials of the present invention generally have enough metal to carry the required current; if additional current carrying capacity is needed, more metal may be formed on the fibers in step 410.

Additionally, if the preferred porous materials of the present invention have not been metallized, then the materials can also be metallized m this step. For instance, if an non-metallized carbon fiber tow s being used as the porous material, the tow could be metallized and then formed into a woven fabric m step 410. The fabric could then have additional metal added onto the fabric, if desired, step 410 In short, step 410 may be used both to metallize those materials that are not coated with metal and to add additional metal to materials that are already coated with metal. The types of preferred materials to be used for power and ground planes will be discussed m detail after method 400 is discussed

The porous material is then optionally treated with an adhesion promoting chemical process or copper oxide treatment (step 420) Next, the conductor is laminated or sandwiched between fiber laminate (step 430 i to form an encapsulated, porous power or ground core. In general, standard lamination processes will be used to laminate the porous ground/power material Alternatively, the fibrous, porous materials may be impregnated with resm using a standard impregnation process (step 433) This standard impregnation process essentially encapsulates tne fibrous material. The resm impregnated cloth is then laminated against a release sheet or a roughened copper foil. If a roughened foil is used, t can either be etched off (step 437) or left on through drilling (step 440) . The release sheet w ll generally be removed (step 435) prior to drilling

Because fiber laminate generally cannot be etched to form the necessary electrical clearance holes (and other openings), these openings are formed m the power/ground core (step 440) . Generally, the openings will be formed by drilling the clearance hole pattern or tooling holes into and through the laminate and porous plane. Drilling can either be done by mechanical drills or by use of a laser or other similar hole-making apparatuses. If roughened foil had been laminated on the porous material (step 435) and not removed (m step 437), it is now removed by etching (step 445) . At this point, the openings can be refilled with pure resm, resm containing a non-conductive filler, or other appropriate insulator/dielectric (step 450) . The power/ground core can be incorporated into a composite, preferably by re-laminatmg or pressing into a composite board structure (step 460) . Extra resm from fiber laminate flows into and fills the drilled power plane holes during the lamination cycle if the holes were not filled m step 450.

Re-drilling to create the holes used for PTHs, and metallization of these holes, may be performed next (step 470) . After step 470, a PCB/LCC similar to PCB/LCC 1020 should exist.

While method 400 is the preferred method for making PBCs or LCCs with porous power/ground planes, the steps m method 400 may change slightly depending on the configuration of power/ground core used. For instance, two layers of porous, conductive material can be laminated on a fiber laminate, such as previously shown in power and ground core 320 of FIG. 3. In this embodiment, the processing steps remain very similar to those shown in method 400. For example, steps 410 and 420 of method 400 may be performed to add additional metal to the conductive material and to promote adhesion, respectively. A sheet of fiber laminate (conductive or non- conductive) could then be laminated between the two porous layers. Drilling is then usually performed to create clearance or tooling holes (step 440). Preferably, laser or other less damaging drilling would be used for power/ground plane materials that are susceptible to drilling damage. Laser drilling has the additional advantage m this embodiment of patterning the two conductive, porous layers with different clearance hole patterns. Filling of clearance or tooling holes with insulating material may be performed at this stage (step 450) . Power/ground core 320 may then be pressed into a composite (step 460) along with another power/ground core, one or more signal planes, and non-conductive fiber laminate layers. Then, the composite w ll be drilled and metallized to create a PCB/LCC (step 470) .

In addition, a power/ground core similar to power/ground core 350 of FIG. 3 may also be used to create a power or ground plane. In this embodiment, the processing steps used to create a power and ground plane differ somewhat from method 400. For example, drilling (step 440) could take place before or after step 410 (if performed) . The porous conductive plane then might be treated with an optional adhesion promoting material (step 420) , and laminated with two layers of fiber laminate (conductive or non-conductive) to form core 300 of FIG. 3. In this embodiment, step 450 will generally be unnecessary, as the lamination process should fill the holes with fiber laminate. Optionally, a porous, conductive plane similar to power/ground core 350 can be drilled, treated with an adhesion promoting step (step 420) , and then pressed into a composite (step 460) with another power/ground core, several layers of fiber laminate, and one or more signal cores. This composite can then be drilled and metallized to create a PCB/LCC (step 470) .

Finally, method 400 is applicable to other configurations of PCBs m addition to six-layer PCBs as shown n FIG. 4. A higher or lower number of layers may be formed by adapting the processes of method 400 to that particular number of layers. For instance (referring back to FIG. 4), if a four layer PCB is desired, a power core 1000 could be laminated on tne outer surface of 1002 w th a copper laminate. Then drilling could form a power core 1001. Similarly, a ground core 1010 could be laminated on the outer surface of 1015 with a fiber laminate and a copper laminate. Then drilling could form the ground core 1011. The openings created m the power and ground cores during drilling could be filled with insulator The two copper laminate layers could then be patterned and the two power and ground cores formed into a composite. Drilling and plating for PTHs could be performed to create a PCB. Alternatively, drilled power core 1001 and drilled ground core 1011 could be formed nto a composite with layers in the following order: a copper layer, an optional non- conductive fiber laminate layer, power core 1001, ground core 1011, a non- conductive fiber laminate layer, and a copper layer. Then the two copper layers could be patterned into signal layers and the composite drilled and metallized to create a four-layer PCB.

The manners of using porous materials to make porous, conductive power and ground planes have now been discussed in a general sense. These methods and materials may be used with any of the particular porous, conductive materials discussed below. If there are any additional processing steps that are preferred for use m order for a material to be formed as a power or ground core, these steps will be discussed relation to the power/ground material.

A preferred material suitable for use m metallic power and ground planes is sintered metal. Sintered metal is formed of metal particles that are bonded together under pressure and heat. Sintered metal power planes may be formed by pressing high melt temperature, high electrical conductivity metal particles (such as copper) coated with a low melt metal (such as tin) together under heat and pressure. The tin- coated copper particles fuse together to form an electrically conductive but porous sheet.

This conductive sheet may be used to make a power/ground core similar to power/ground core 300, 320, or 350. Additionally, any of the previously discussed methods for making these cores and integrating them into a PCB/LCC may be performed.

Additional preferred materials for creating porous, conductive power and ground planes may be loosely referred to as fibrous conductive materials. These preferred additional materials include small wires formed into a sheet (or "fabric"), metallized fabrics (such as polyester), metallized carbon fiber fabric, and metallized glass fibers. Fabrics can further be broken into woven fabric (fabrics having some non-random structure) and random paper fabrics Random paper fabrics are generally made from fibers placed m random orientations.

For instance, a preferred "fabric" material used to create porous power/ground planes is metal wires that are formed into a woven fabric sheet or a random paper fabric sheet It is preferred that wires comprising the sheet be made m small diameters to allow for thin sheets. It is also preferred that the wire diameter be large enough to carry the expected current for the application Metal layers of non-woven small wires may also be used as a material for porous power and ground planes . In addition, woven fabric sheets or random paper fabric sheets should also undergo an over-plating process to better electrically connect the wires at each intersection. This will ensure better conductivity between the individual "fibers."

These conductive sheets of metal wires may be used to make a power/ground core similar to power/ground core 300, 320, or 350. Additionally, any of the previously discussed methods for making these cores and integrating them into a PCB/LCC may be performed.

An additional metallized fibrous material suitable for use as a power or ground plane m PCBs s metal -coated organic fibers such as liquid crystal polymers (LCPs) (for example, aramid, made by DuPont ; VECTRAN, made by Hoechst-Celanse) , and other fabrics like polyester, SPECTRA (which is a polyethylene made by Allied Signal) , and nylon. Aramid and other LCP fibers are preferred due to their low coefficients of thermal expansion (which will be discussed below) and thermal stability. Polyester is also a preferred fiber because it is a monofilament (in its woven state) and is less susceptible to handling damage. These materials may be purchased m woven and random paper fabrics .

While some of these organic fibrous materials may be purchased as coated fabric, metal-coated organic fibrous material suitable for use as a power or ground plane may be also made by the following steps. First, the organic fibrous material is placed into a chamber and held m a slightly stretched and/or flat position. Having the material stretched or flattened ensures that metal will evenly cover exposed surfaces. Metal is then deposited on the organic fibrous material. Such deposition may be performed m a number of manners, including plating, sputtering, evaporation, or chemical vapor deposition. If desired or necessary by the process, the organic fibrous material may be turned over and more metal deposited For instance, if sputtering is used, metal will usually be deposited only on one surface of the fabric. While the fabric may be used m this format, more metal will generally be added on the other side of the fabric to increase the current-carrying capabilities of the fabric. Alternatively, the fabric may be sputtered on both sides simultaneously using a roll- to-roll format. After sputtering or chemical vapor deposition, even more metal may be added to the fabric by means of conventional plating. This additional metal will increase the current carrying capacity of the metal fabric power/ground planes.

Once formed into a metallized fibrous sheet, these porous, conductive sheets may be used to make a power/ground core similar to power/ground core 300, 320, or 350. Additionally, any of the previously discussed methods for making these cores and integrating them into a PCB/LCC may be performed.

Another preferred metallized fibrous material suitable for use as a power or ground plane m PCBs or LCCs is metal-coated carbon fibers. Because carbon fiber comes both as woven fabric and as yarn strands, metallization of the fiber may occur m both states. For instance, metal may be deposited onto carbon fiber fabric. Alternatively, metal may be deposited onto carbon fiber yarn and the carbon fiber yarn woven into cloth or fabric. Carbon fiber may be bought already coated with metal and already formed into a tow. This tow can then be used to weave a relatively flat fabric. In addition, carbon fiber may be bought in a random paper sheet .

Once formed into a metallized fibrous sheet, these porous, conductive sheets made of metallized carbon fiber may be used to make a power/ground core similar to power/ground core 300, 320, or 350. Additionally, any of the previously discussed methods for making these cores and integrating them into a PCB/LCC may be performed.

Another preferred embodiment that is fibrous is metallized glass fibers As with carbon fiber, glass may be bought as individual fiber yarn or as sheets of woven fiber The individual strands may be metallized and then woven into fabric, or the woven sheets of fiber may be metallized. Currently, these fibers cannot be purchased with metal coatings To create a metal coated fiber or fabric, the methods previously described may be used to create fibers coated with metal, or woven fabrics coated with metal. In addition, glass fiber sheets may be purchased that are m random paper format. These sheets can be metallized using the previously discussed methods of metal deposition.

Once formed into a metallized fibrous sheet, these porous, conductive sheets made of metallized glass fibers may be used to make a power/ground core similar to power/ground core 300, 320, or 350 Additionally, any of the previously discussed methods for making these cores and integrating them into a PCB/LCC may be performed.

It should be noted that some fibrous materials used as power and ground planes m the present invention also have low Coefficient of

Thermal Expansions (CTEs) . A low coefficient of thermal expansion for the power/ground plane can lower the "total" CTE of PCBs or Laminated Chip Carriers (LCC) . This has the benefit, particularly for LCCs, of preventing attached chips from cracking. In addition, low CTE power/ground planes have other benefits that are outlined m copendmg application EN9-98-010, "LOW CTE POWER AND GROUND PLANES."

Although copper has been mainly discussed as the metallization metal, those skilled m the art will realize that techniques used to deposit copper may also be used to deposit silver, gold, aluminum, tin, etc. In addition, even if copper is used as the base metal for metallization, additional amounts of other metals may be added at certain processing steps. For instance, some manufacturers will add small amounts of gold during processing to enhance the conductivity of base connections.

Thus, the preferred embodiments create porous, conductive materials that may be used as ground and power planes m PCBs. These materials should reduce common PCB problems such as delammation and cathodic/anodic filament growth that are caused by water and/or other solvents. The reduction in these problems should reduce PCB defects and increase PCB reliability. This is particulary true for chip carriers, which must have more rigorous moisture resistance.

Power and ground planes that are used m Printed Circuit Boards (PCBs) and that comprise porous, conductive materials are disclosed. Using porous power and ground plane materials m PCBs allows liquids (e.g., water and/or other solvents) to pass through the power and ground planes, thus decreasing failures m PCBs (or PCBs used as laminate chip carriers) caused by cathodic/anodic filament growth and delammation of insulators. Porous conductive materials suitable for use PCBs may be formed by using metal-coated organic cloths (such as polyester or liquid crystal polymers) or fabrics (such as those made from carbon/graphite or glass fibers), using metal wire mesh instead of metal sheets, using sintered metal, or making metal sheets porous by forming an array of holes the metal sheets. Fabrics and mesh may be woven or random. If an array of holes is formed m a metal sheet, such an array may be formed with no additional processing steps than are performed using conventional PCB assembly methods .

While the invention has been particularly shown and described with reference to exemplary embodiments of porous power and ground planes for PCBs, those skilled m the art will recognize that the preferred embodiment can be applied to other applications where porous, conductive, and planar material is desirable.

Claims

1. A power/ ground core for use n printed circuit boards, the power/ground core comprising:

at least one layer of fiber laminate; and

at least one layer of conductive material, the conductive material being sufficiently porous to at least one solvent to reduce delammation and cathodic/anodic filament growth effects.

2. The power/ground core of claim 1 wherein the at least one layer of conductive material is two layers of conductive material, the at least one layer of fiber laminate being sandwiched between the two layers of conductive material.

3. The power/ground core of claim 1 wherein the at least one layer of fiber laminate is two layers of fiber laminate, the at least one layer of conductive material being sandwiched between the two layers of fiber laminate.

4. The power/ground core of claim 1 wherein the at least one layer of fiber laminate is non-conductive .

5. The power/ground core of claim 1 wherein the at least one layer of fiber laminate s conductive.

6. The power/ground core of claim 1 wherein the at least one solvent is water.

7. The power/ground core of claim 1 wherein tne conductive material comprises metal having a plurality of holes, the holes being spaced and sized to provide the porosity.

8. The power/grounα core of claim 7 wherein the holes are spaced no greater than 0.05 inches apart

9. The power/ground core of claim 7 wherein the holes are at least 0.001 inch m diameter but less than 0.010 inch diameter.

10. The power/ground core of claim 9 wherein each hole is about 0.002 inch diameter.

11. The power/ground core of claim 1 wherein the conductive material comprises sintered metal.

12. The power/ground core of claim 1 wherein the conductive material comprises fibrous material woven into a fabric or formed nto random paper fabric .

13. The power/ground core of claim 12 wherein the fibrous material is selected from the group consisting essentially of metal-coated carbon fiber, metal- coated polyester, metal-coated liquid crystal polymers, metal-coated polyethylene, metal-coated glass fibers, and metal wires.

14. The power/ground core of claim 1 wherein the at least one layer of fiber laminate is selected from the group consisting essentially of epoxy, bismaleimide triazme epoxy, cyanate ester, polyimide, polytetrafluoroethylene (PTFE) , polytetrafluoroethylene, and fluoropolymer .

15. A printed circuit board (PCB), the PCB comprising:

at least one signal core, each signal core comprising at least one signal layer and at least one layer of fiber laminate; and

a power/ground core as claimed in any preceding claim.

16. A method for making a printed circuit board (PCB , the method comprising the steps of:

a) providing at least one power/ground plane comprising at least one layer of porous conductive material,

b) forming a plurality of openings the at least one power/ ground plane ;

c) forming a composite w th the at least one power/ ground plane and at least one signal layer; d) forming a plurality of openings the composite; and

e) forming a plurality of plated through holes in the composite.

17. The method of claim 16 wherein the step of providing at least one power/ground plane further comprises the step of forming a power/ground core w th at least one layer of fiber laminate and the at least one layer of porous conductive material .

18. The method of claim 17 wherein the at least one layer of fiber laminate of the power/ground core is selected from the group consisting essentially of epoxy, bismaleimide triaz ne epoxy, cyanate ester, polyimide, polytetrafluoroethylene (PTFE) , polytetrafluoroethylene , and fluoropolymer .

19. The method claim 17 wherein the at least one layer of porous conductive material is two layers of porous conductive material, and wherein the step of forming a power/ground core comprises sandwiching the at least one layer of fiber laminate between the two layers of porous conductive material.

20. The method of claim 19 wherein the step of sandwiching the at least one layer of fiber laminate between the two layers of conductive material comprises the steps of encapsulating the at least one layer of conductive material by using an impregnation process, and laminating the encapsulated conductive material with release sheets or roughened copper foil.

21. The method of claim 17 wherein the at least one layer of fiber laminate is two layers of fiber laminate, and wherein the step of forming a power/ground core comprises sandwiching the at least one layer of porous conductive material between the two layers of fiber laminate.

22. The method of claim 17 wherein the at least one layer of fiber laminate is non- conductive.

23. The method of claim 17 wherein the at least one layer of fiber laminate is conductive.

24. The method of claim 16 wherein the porous conductive material is sufficiently porous to solvents to reduce delammation and cathodic/anodic filament growth effects.

25 The method of claim 16 further comprising the step of coating the porous conductive material with metal.

26. The method of claim 16 further comprising the step of performing an adhesion promoting process on the porous conductive material.

27. The method of claim 26 wherein the adhesion promoting process is a copper oxide treatment or a silane treatment.

28 The method of claim 16 wherein the porous conductive material comprises sintered metal .

29. The method of claim 16 wherein the conductive material comprises fibrous material woven into a fabric or formed into random paper fabric.

30. The method of claim 29 wherein the fibrous material is selected from the group consisting essentially of metal-coated carbon fiber, metal-coated polyester, metal-coated liquid crystal polymers, metal-coated polyethylene, metal-coated glass fibers, and metal wires.

31. A method for making a printed circuit board (PCB), the method comprising the steps of:

a) laminating a fiber laminate with at least one metal sheet to form a power/ground core ;

bl creating a plurality of holes m the at least one metal sheet, the holes being spaced and sized to provide sufficient porosity to at least one solvent to reduce delammation and cathodic/anodic filament growth effects;

c) forming a composite with at least one power/ground core and at least one signal layer;

d) forming a plurality of openings in the composite; and e) forming a plurality of plated through holes in the composite.

32. The method of claim 31 wherein the at least one solvent is water

33. The method of claim 31 wherein the holes are spaced no greater than 0.05 inches apart

34. The method of claim 31 the holes are at least 0.001 inch diameter but less than 0.010 inch m diameter.

35. The method of claim 31 wherein each hole is about 0.002 inch m diameter.