WO1999027760A1 - Method and apparatus for manufacturing double sided or multi-layered printed circuit boards - Google Patents
Method and apparatus for manufacturing double sided or multi-layered printed circuit boards Download PDFInfo
- Publication number
- WO1999027760A1 WO1999027760A1 PCT/GB1998/003512 GB9803512W WO9927760A1 WO 1999027760 A1 WO1999027760 A1 WO 1999027760A1 GB 9803512 W GB9803512 W GB 9803512W WO 9927760 A1 WO9927760 A1 WO 9927760A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- board
- iiquid
- hole
- electrically conductive
- liquid
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/423—Plated through-holes or plated via connections characterised by electroplating method
- H05K3/424—Plated through-holes or plated via connections characterised by electroplating method by direct electroplating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0355—Metal foils
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09981—Metallised walls
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/025—Abrading, e.g. grinding or sand blasting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0548—Masks
- H05K2203/0554—Metal used as mask for etching vias, e.g. by laser ablation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates
Definitions
- the present invention relates to a method of and apparatus for the manufacture of double sided and multi-layer printed circuit boards.
- Known single sided boards comprise an electrically insulating board, often a glass fibre material, with a network of conductive tracks, on the surface to electrically connect electronic components which are soldered to the board.
- the aim is to deposit a layer of around 2.5 microns in depth.
- a sample board of known weight and surface area To monitor the depth of copper deposited a sample board of known weight and surface area
- This board is also immersed in the solution. This board is periodically removed and
- a method of manufacture of a printed circuit board comprising the steps of:
- the electrically conductive coating is present on substantially
- This method provides a convenient way to coat the inside surface of a
- hole with an electrically conductive material this may then be electroplated in the conventional way. Any number of holes may be present as required by a
- the board comprises a sheet of electrically insulating material for example fibreglass, both sides of which are coated with an electrically
- conductive material preferably a metal, for example copper, as conventionally
- the holes are preferably
- the board formed by drilling after which the board may be washed to remove any swarf or other debris. Subsequent to any washing it is preferred that the board is dried.
- the Iiquid may be applied using any convenient technique, it is preferred
- blow through processes may be repeated as required.
- the Iiquid preferably comprises a curable Iiquid polymer or resin
- a suitable abrasive is wet and dry paper, used wet, preferably with water.
- the conductive coating is then preferably cured. This preferably
- the preferred curing conditions will depend upon the Iiquid used. Alternatively the Iiquid could be cured during the drying stage.
- the board may now optionally be plated all over, 'panel plated', to
- Two or more circuit boards may be used together to form a multi-layered circuit board.
- the present invention affords numerous advantages over existing techniques for the production of double sided printed circuit boards.
- the inside of the hole(s) may be through plated more quickly, conveniently and cheaply
- the method of the present invention only coats the inside surface of the
- circuit boards produced by the method of the invention are found to perform well in industry standard tests, particularly the thermal shock
- Another benefit of the method of the present invention is that it can be
- blank, drilled boards are conveyed on a moving belt
- Fig .1 is a flow diagram, illustrating the steps involved in one method
- Fig.2 shows a plan view of a part of a blank circuit board
- Fig.3 shows a perspective cross-sectional view of the board illustrated
- Fig.4 shows a cross-sectional view of a similar board to that illustrated
- Fig.6 shows a similar view to Fig.5 where the whole surface of the board
- Fig.7 shows a cross-sectional diagrammatic view of apparatus for the
- Fig.1 illustrates the sequence of operations for
- step 1 a blank board is provided, step 1 , comprising a non-conductive
- fibreglass sheet coated on opposite sides respectively with a layer of copper coated on opposite sides respectively with a layer of copper.
- Figs. 2 to 4 show a glass fibre board 13 opposite sides of which are coated with copper 1 4 with a hole 1 5 drilled therethrough.
- step 3 After drii ⁇ ng the board is washed, step 3, to remove any swarf or other
- the board is then coated with or immersed in
- a suitable Iiquid is a mixture of
- Electrodag 976 SS comprises very finely divided silver particles dispersed
- step 6 this may also assist in causing the Iiquid to flow into and
- a flow of compressed air is then directed through the hole, step 7, to
- Steps 6 and 7 may be repeated as required, it is usual to perform these steps
- the board is then placed into an oven at a temperature of approximately
- the board is
- the conductive layer 17 does not extend beyond the copper layer 14.
- step 1 1 The board is then panel plated, step 1 1 , that is plated all over with copper. This process, whilst not essential, provides an improved surface onto which a circuit can subsequently be plated and etched in stage 1 2.
- the hardened resist material and underlying copper is
- Drilled boards (not shown) pass through the apparatus on a
- the first air knives under which the board passes direct cold air onto the board. Subsequent air knives direct heated air, at approximately 80° to dry the
- the boards then pass under a revolving brush 27 supplied with a
- a continuous hot air oven (which may include hot air
- apparatus and speed of the belt are arranged to ensure the boards spend
- This apparatus allows continuous automated production of through
- the apparatus may have a track for the belt of variable width.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Abstract
Description
Claims
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0015393A GB2349279B (en) | 1997-11-26 | 1998-11-26 | Method and apparatus for manufacturing double sided or multi-layered printed circuit boards |
AU14408/99A AU1440899A (en) | 1997-11-26 | 1998-11-26 | Method and apparatus for manufacturing double sided or multi-layered printed circuit boards |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9724981.7 | 1997-11-26 | ||
GBGB9724981.7A GB9724981D0 (en) | 1997-11-26 | 1997-11-26 | Printed circuit |
GBGB9819202.4A GB9819202D0 (en) | 1997-11-26 | 1998-09-04 | Improvements in or relating to printed circuit boards |
GB9819202.4 | 1998-09-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1999027760A1 true WO1999027760A1 (en) | 1999-06-03 |
Family
ID=26312659
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB1998/003512 WO1999027760A1 (en) | 1997-11-26 | 1998-11-26 | Method and apparatus for manufacturing double sided or multi-layered printed circuit boards |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU1440899A (en) |
GB (1) | GB2349279B (en) |
WO (1) | WO1999027760A1 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102013107505A1 (en) * | 2013-07-16 | 2015-01-22 | Thyssenkrupp Rasselstein Gmbh | Process for applying an aqueous treatment solution to the surface of a moving steel belt |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2100520A (en) * | 1981-04-10 | 1982-12-22 | Italtel Spa | Making conductive holes in printed circuit boards |
EP0147901A2 (en) * | 1983-12-20 | 1985-07-10 | ITALTEL SOCIETA ITALIANA TELECOMUNICAZIONI s.p.a. | Method for coating with ink the walls of through holes in supports for electric circuits, and machine for implementing said method |
US4585502A (en) * | 1984-04-27 | 1986-04-29 | Hitachi Condenser Co., Ltd. | Process for producing printed circuit board |
-
1998
- 1998-11-26 GB GB0015393A patent/GB2349279B/en not_active Expired - Fee Related
- 1998-11-26 WO PCT/GB1998/003512 patent/WO1999027760A1/en active Application Filing
- 1998-11-26 AU AU14408/99A patent/AU1440899A/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2100520A (en) * | 1981-04-10 | 1982-12-22 | Italtel Spa | Making conductive holes in printed circuit boards |
EP0147901A2 (en) * | 1983-12-20 | 1985-07-10 | ITALTEL SOCIETA ITALIANA TELECOMUNICAZIONI s.p.a. | Method for coating with ink the walls of through holes in supports for electric circuits, and machine for implementing said method |
US4585502A (en) * | 1984-04-27 | 1986-04-29 | Hitachi Condenser Co., Ltd. | Process for producing printed circuit board |
Also Published As
Publication number | Publication date |
---|---|
AU1440899A (en) | 1999-06-15 |
GB0015393D0 (en) | 2000-08-16 |
GB2349279A (en) | 2000-10-25 |
GB2349279B (en) | 2002-06-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4217182A (en) | Semi-additive process of manufacturing a printed circuit | |
EP0003605B1 (en) | Toning and solvent washout process for making conductive interconnections | |
KR20050006302A (en) | Process for creating vias for circuit assemblies | |
US3691007A (en) | Printed circuit board fabrication by electroplating a surface through a porous membrane | |
US3457638A (en) | Manufacture of printed circuits | |
US4724040A (en) | Method for producing electric circuits on a base boad | |
US5863447A (en) | Method for providing a selective reference layer isolation technique for the production of printed circuit boards | |
KR102649271B1 (en) | Plasma etched catalytic laminate with traces and vias | |
KR20010030099A (en) | Fluid delivery systems for electronic device manufacture | |
EP0645074B1 (en) | Method of making a printed circuit board | |
KR970073249A (en) | MANUFACTURING LINE FOR MULTI-LAYERED PRINTED CIRCUIT BOARD | |
WO1999027760A1 (en) | Method and apparatus for manufacturing double sided or multi-layered printed circuit boards | |
EP0732040B1 (en) | Method of making a printed circuit board | |
DE4402413C2 (en) | Electroplating process | |
JPH0317391B2 (en) | ||
CN103096639A (en) | Printing stencil and manufacturing method of printing stencil and method for printing solder paste | |
JPH10250032A (en) | Metal mask for printing | |
EP0442196A2 (en) | Method for applying liquid photoresist to planar substrate surfaces | |
JP2525030B2 (en) | Method of manufacturing printed circuit board | |
GB2267784A (en) | Method of making a plated through hole printed circuit board | |
JPS6171638A (en) | Packaging method for electronic component | |
EP0917413A2 (en) | Process for promoting chemical adhesion of legend inks using ultra-violet light | |
JPH01308628A (en) | Base material composed of epoxy resin and manufacture of conductor board | |
JPH07326848A (en) | Washing method for gold-plated molded substrate | |
CN114302560A (en) | Surface treatment combined processing technology for printed circuit board |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
NENP | Non-entry into the national phase |
Ref country code: KR |
|
ENP | Entry into the national phase |
Ref country code: GB Ref document number: 200015393 Kind code of ref document: A Format of ref document f/p: F |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: CA |