WO1999008384A3 - Multichannel radio device, a radio communication system, and a fractional division frequency synthesizer - Google Patents

Multichannel radio device, a radio communication system, and a fractional division frequency synthesizer Download PDF

Info

Publication number
WO1999008384A3
WO1999008384A3 PCT/IB1998/001081 IB9801081W WO9908384A3 WO 1999008384 A3 WO1999008384 A3 WO 1999008384A3 IB 9801081 W IB9801081 W IB 9801081W WO 9908384 A3 WO9908384 A3 WO 9908384A3
Authority
WO
WIPO (PCT)
Prior art keywords
communication system
fractional division
frequency synthesizer
synthesizers
multichannel
Prior art date
Application number
PCT/IB1998/001081
Other languages
French (fr)
Other versions
WO1999008384A2 (en
Inventor
Zhenhua Wang
Original Assignee
Koninkl Philips Electronics Nv
Philips Svenska Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninkl Philips Electronics Nv, Philips Svenska Ab filed Critical Koninkl Philips Electronics Nv
Priority to CN98801515A priority Critical patent/CN1241325A/en
Priority to JP11511896A priority patent/JP2001502157A/en
Priority to EP98929594A priority patent/EP0943180A1/en
Publication of WO1999008384A2 publication Critical patent/WO1999008384A2/en
Publication of WO1999008384A3 publication Critical patent/WO1999008384A3/en

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/22Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop
    • H03L7/23Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using more than one loop with pulse counters or frequency dividers
    • H03L7/235Nested phase locked loops
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/193Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number the frequency divider/counter comprising a commutable pre-divider, e.g. a two modulus divider

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Transceivers (AREA)

Abstract

Known are fractional division synthesizers for multichannel radio devices. A new architecture for such a type of synthesizer is proposed not having the drawbacks of such known synthesizers and having the same phase noise properties as ordinary integer divide by N synthesizers. The novel architecture has a main PLL with a first integer frequency divider in its feedback loop and further an auxiliary PLL having a second integer frequency divider in its feedback loop.
PCT/IB1998/001081 1997-08-12 1998-07-16 Multichannel radio device, a radio communication system, and a fractional division frequency synthesizer WO1999008384A2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN98801515A CN1241325A (en) 1997-08-12 1998-07-16 Multichannel radio device, radio communication system, and fractional division frequency synthesizer
JP11511896A JP2001502157A (en) 1997-08-12 1998-07-16 Multi-channel wireless device, wireless communication system, and fractional frequency division type frequency synthesizer
EP98929594A EP0943180A1 (en) 1997-08-12 1998-07-16 Multichannel radio device, a radio communication system, and a fractional division frequency synthesizer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP97202491.3 1997-08-12
EP97202491 1997-08-12

Publications (2)

Publication Number Publication Date
WO1999008384A2 WO1999008384A2 (en) 1999-02-18
WO1999008384A3 true WO1999008384A3 (en) 1999-04-29

Family

ID=8228637

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1998/001081 WO1999008384A2 (en) 1997-08-12 1998-07-16 Multichannel radio device, a radio communication system, and a fractional division frequency synthesizer

Country Status (5)

Country Link
EP (1) EP0943180A1 (en)
JP (1) JP2001502157A (en)
KR (1) KR20000068744A (en)
CN (1) CN1241325A (en)
WO (1) WO1999008384A2 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NZ335198A (en) * 1999-04-14 2000-11-24 Tait Electronics Ltd Cascaded sigma-delta modulators for fractional-N-division phase-lock-loop frequency systhesizer
US6198354B1 (en) * 1999-12-07 2001-03-06 Hughes Electronics Corporation System for limiting if variation in phase locked loops
JP4071464B2 (en) * 2001-07-17 2008-04-02 株式会社東芝 Audio clock recovery apparatus and audio clock recovery method
KR100837115B1 (en) * 2007-02-28 2008-06-11 지씨티 세미컨덕터 인코포레이티드 Dual radio frequency receiver circuit and method for controlling the same
WO2009101811A1 (en) * 2008-02-14 2009-08-20 Panasonic Corporation Receiver and electronic device using the same
CN102158227B (en) * 2010-02-11 2013-04-17 奇景光电股份有限公司 Non-integer N type phase-locked loop
KR102435034B1 (en) * 2017-06-21 2022-08-23 삼성전자주식회사 Digital phase locked loop and operating method of digital phase locked loop

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0585050A2 (en) * 1992-08-24 1994-03-02 Oki Electric Industry Co., Ltd. Multi-mode frequency synthesiser with reduced jitter

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0585050A2 (en) * 1992-08-24 1994-03-02 Oki Electric Industry Co., Ltd. Multi-mode frequency synthesiser with reduced jitter

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN; & JP 63128816 A (TOSHIBA CORP) 1 June 1988. *

Also Published As

Publication number Publication date
CN1241325A (en) 2000-01-12
JP2001502157A (en) 2001-02-13
WO1999008384A2 (en) 1999-02-18
KR20000068744A (en) 2000-11-25
EP0943180A1 (en) 1999-09-22

Similar Documents

Publication Publication Date Title
AU5500994A (en) Wide band low noise, fine step tuning, phase locked loop frequency synthesizer
FI112133B (en) Method of forming the frequencies of a direct conversion transmitter / receiver operating in two different frequency ranges and a direct conversion transmitter / receiver of a radio communication system operating in two different frequency ranges and using the foregoing in a mobile telephone
JP2526847B2 (en) Digital wireless telephone
CA2281522A1 (en) Delta-sigma based two-point angle modulation scheme
US6308049B1 (en) Fractional-spurs suppression scheme in frequency tracking multi-band fractional-N phase lock loop
DE69415897D1 (en) Frequency synthesizer with a digital phase locked loop, which contains a frequency divider with a rational division ratio
SE9502329D0 (en) N-fractional frequency synthesis with residual error correction and method thereof
JPH10505981A (en) Dual mode satellite / cellular telephone with frequency synthesizer
WO2000014879A3 (en) Digital frequency synthesizer
EP0874463A3 (en) Multiband PLL frequency synthesizer
CA2195277A1 (en) Frequency synthesizer
KR960700578A (en) Automatic Frequency Control Apparatus
EP1292034A3 (en) Frequency Synthesizer
CA2040848A1 (en) Pll frequency synthesizer
EP0803997A3 (en) A method and arrangement for producing a clock frequency in a radio device
CA2152809A1 (en) Apparatus and Method for Operating a Phase Locked Loop Frequency Synthesizer Responsive to Radio Frequency Channel Spacing
US6094569A (en) Multichannel radio device, a radio communication system, and a fractional division frequency synthesizer
AU2002231624A1 (en) Radio transceiver having a phase-locked loop circuit
SE9703294L (en) Radio communication unit and radio telephone comprising radio communication unit
US6484014B1 (en) Reduced component frequency plan architecture for dual band transceiver
WO1999008384A3 (en) Multichannel radio device, a radio communication system, and a fractional division frequency synthesizer
EP1298804B1 (en) Fractional multi-modulus prescaler
US4097816A (en) Tuning system
NZ507555A (en) Phase lock loop frequency synthesis with extended range of fractional divisors
NL1015386A1 (en) Phase lock circuit.

Legal Events

Date Code Title Description
WWE Wipo information: entry into national phase

Ref document number: 98801515.3

Country of ref document: CN

AK Designated states

Kind code of ref document: A2

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1998929594

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 1999 511896

Country of ref document: JP

Kind code of ref document: A

WWE Wipo information: entry into national phase

Ref document number: 1019997003082

Country of ref document: KR

AK Designated states

Kind code of ref document: A3

Designated state(s): CN JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWP Wipo information: published in national office

Ref document number: 1998929594

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1019997003082

Country of ref document: KR

WWW Wipo information: withdrawn in national office

Ref document number: 1998929594

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 1019997003082

Country of ref document: KR