WO1998020609A1 - Systeme et procede de reveil de faible puissance - Google Patents

Systeme et procede de reveil de faible puissance Download PDF

Info

Publication number
WO1998020609A1
WO1998020609A1 PCT/US1997/020259 US9720259W WO9820609A1 WO 1998020609 A1 WO1998020609 A1 WO 1998020609A1 US 9720259 W US9720259 W US 9720259W WO 9820609 A1 WO9820609 A1 WO 9820609A1
Authority
WO
WIPO (PCT)
Prior art keywords
signal
wake
inverters
timer
multivibrator
Prior art date
Application number
PCT/US1997/020259
Other languages
English (en)
Inventor
Jacqueline Mullins
Original Assignee
Advanced Micro Devices, Inc.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices, Inc. filed Critical Advanced Micro Devices, Inc.
Publication of WO1998020609A1 publication Critical patent/WO1998020609A1/fr

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3209—Monitoring remote activity, e.g. over telephone lines or network connections
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/023—Generators characterised by the type of circuit or by the means used for producing pulses by the use of differential amplifiers or comparators, with internal or external positive feedback
    • H03K3/0231—Astable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03—Astable circuits
    • H03K3/0315—Ring oscillators
    • H03K3/0322—Ring oscillators with differential cells

Definitions

  • the present invention relates to a low power wake-up timer circuit and, more particularly, to a low power circuit which wakes other circuits or devices from a steep or standby mode in response to particular events.
  • chips are being designed for application in various electronic devices, such as, cordless telephones. There are important considerations in design of chips, including power consumption, circuitry layout, and design flexibility.
  • Power consumption is important in most electronic devices, but is especially important in battery-powered electronic devices.
  • chips or circuits in these devices are often designed to maintain a low power standby mode when not in use.
  • a wake-up timer may be employed to bring the chip or circuit from the low power standby mode to fully operational mode. Such a wake-up timer must remain active while the rest of the chip is in standby mode. Then, when the event or condition occurs, the wake-up timer must " wake,” or bring out of standby mode, the chip or circuit. It is, therefore, often desirable that electronic devices be designed to operate in a standby mode with quick wake-up characteristics.
  • circuitry layout becomes very important when a single chip has many different types of circuitry.
  • conventional wake-up timers include both a digital counter and an analog multivibrator. Because those wake-up timers have had both digital and analog aspects, they require both digital and analog circuitry and power supplies.
  • digital and analog circuits are typically segregated into distinct regions of digital circuitry and analog circuitry, respectively. By such segregation, a digital power supply, which is generally noisy in comparison to analog power supplies, can provide power in the digital circuitry region, and an analog power supply can provide power in the analog circuitry region. It has therefore been a problem that the conventional wake-up timers require both analog and digital power supplies and circuitry in close proximity.
  • the present invention accordingly, provides a low power wake-up system and method that supports low power consumption, improved circuitry layout in separation of digital and analog circuits, and design flexibility due to high speed operation.
  • One embodiment of the invention is a circuit for generating a wake-up signal.
  • the circuit comprises an oscillating circuit including two Schmitt-like trigger inverters for generating an oscillating signal, counting means for counting a number of periods of the oscillating signal, and means for generating an interrupt after the number is counted.
  • the oscillating circuit further comprises an R-C component connected with the oscillating signal, a flip flop connected with said inverters, and a driver for driving the oscillating signal, connected to the flip flop.
  • Another embodiment of the invention is a method waking up a chip from standby mode.
  • the method comprises the steps of generating an oscillating signal via two Schmitt-like trigger inverters, counting a number of oscillations of the oscillating signal, and generating an interrupt after the number is counted.
  • the method further comprises the steps of driving the oscillating signal with an R-C component, reading the oscillating signal via the two inverters, driving a flip flop with the two inverters, and outputting from the flip flop a second driver.
  • the timer comprises a counter, an R-C component, and a multivibrator, the multivibrator comprising two inverters, one flip flop and one driver circuit.
  • the multivibrator comprises only digital circuits.
  • the multivibrator comprises two inverters, one flip flop and one driver circuit.
  • the multivibrator further comprises only digital circuits.
  • the first inverter has a trip point of about 0.4V and the second inverter has a trip point of about 1.8V.
  • the oscillating signal is a sawtooth signal.
  • Fig. 1 is a simplified schematic diagram of a conventional wake-up timer including a conventional monostable multivibrator
  • Fig. 2 is a block diagram of an embodiment of a wake-up timer according to the present invention.
  • Fig. 3 is a detailed schematic diagram of an embodiment of a monostable multivibrator according to the present invention, for example, such a multivibrator as may be found in the embodiment of the wake-up timer in Fig. 2; and Fig. 4 is a timing diagram of the embodiment of the monostable multivibrator of Fig . 3.
  • certain embodiments of the present invention provide an improved wake-up timer.
  • these embodiments include circuitry that lessens power consumption in comparison to that of a conventional wake-up timer comprising a multivibrator.
  • the embodiments allow location of wake- up timer elements in proximity to digital circuits and power, without the problems previously encountered with such location.
  • the embodiments of the invention include a wake-up timer with level detectors that are quick to settle. Also, the embodiments are flexible in that they are designed for and have varied application.
  • FIG. 1 a simplified block schematic of a conventional monostable multivibrator (vibrator) 10 is shown.
  • This conventional vibrator 10 is an analog device.
  • the vibrator 10 includes, among other elements, an operational amplifier (“op amp") 12 and an AND gate 14.
  • the vibrator 10 also includes a delay
  • An external R-C component 16 including a resistor 16a and a capacitor 16b, is connected to an oscillating terminal of the op amp 12.
  • the connecting circuitry serves as a wake-up signal 17.
  • the resistor 16a is connected with a voltage (Vcc) and the capacitor 16b is tied to ground.
  • the resistor 16a is shown as a 100 k ohm pull-up resistor and the capacitor 16b is shown as a 1 nF capacitor, although other similar configurations and different RC values are also conventional.
  • Connected to another terminal 13 of the op amp 12 is a reference voltage (VREF).
  • the output 15 of the op amp 12 serves as one input to the AND gate 14.
  • the other input to the AND gate 14 is an output 9 of the delay 18, which is simply a delayed version of the output 15.
  • a signal 19 is the feedback output of the AND gate 14.
  • the op amp 12 receives and compares the reference voltage VREF and the wake-up signal 17.
  • the output 15 of the op amp 12 goes towards Vcc, or "high”.
  • the output 9 also goes high.
  • the feedback output 19 from the AND gate 14 also goes high. The feedback output 19 then causes the n-channel transistor 11 turns “on”, or begins to conduct, thereby pulling the wake-up signal 17 towards ground, or
  • This conventional analog vibrator 10 is often used in a conventional wake-up timer circuit, which is used in many different power-saving circuit applications.
  • the vibrator 10 itself, however, consumes significant power that, if conserved, would be beneficial.
  • the vibrator 10 can present other problems when employed in conventional wake-up timers, such as location of digital and analog circuitry and limited flexibility in application with varied R-C components, as discussed above.
  • the present invention overcomes these problems and others.
  • the wake-up timer 20 generally includes a threshold detector block 22, a counter 24, and an AND gate 26, all of which are digital components.
  • the wake-up timer 20 also includes an external R-C component 27, comprised of a resistor 27a and a capacitor 27b, similar to the conventional R-C component 16 of Fig. 1.
  • the counter 24 and AND gate 26 may be any of various conventional or " hereafter developed circuits or devices that may serve to accomplish the functions of counting and ANDing, respectively.
  • the R-C component 27 may be any resistor and capacitor arrangements and values, or any other circuits, devices, or combinations that function to provide a time constant.
  • the voltage Vcc is applied to the resistor 27a, and the capacitor 27b is tied to ground.
  • the block 22 has several interfaces, including a WAKEUP signal 25 connecting the block 22 with the R-C component 27; an input WEN signal 5 from a source (not shown) external to the timer 20, the signal 5 being input to the block 22 and the AND gate 26; and a WAKEOUT signal 21 input to the block 22, and connecting with the output of the AND gate 26.
  • the output of the AND gate 26 is commonly connected to the WAKEOUT signal 21 and a clock input for the counter 24.
  • the counter 24 provides a WAKEINT signal 7 which passes externally from the timer 20 for use by external circuitry (not shown).
  • the WEN signal 5 is an enable signal to enable/disable the wake-up timer 20.
  • the output WAKEDRV signal 6 and the WEN signal 5 are each employed to clock the counter 24 and drive the WAKEOUT signal 21 input to the counter 24.
  • the counter 24 serves to count oscillations of the signal, for example, to 8191. After reaching a desired count, the counter 24 then asserts the WAKEINT signal 7.
  • the block 22 includes first and second Schmitt-like trigger inverters 28 and 30, respectively.
  • Each Schmitt-like trigger inverter 28, 30 is a solid state element that produces an inverted output when the input exceeds a specified turn-on level, and whose output continues until the input falls below a specified turn-off level.
  • the block 22 may include, for example, a flip-flop 32 and a pad driver 34. It is of note that, although certain components of the block 22, the flip- flop 32, and the pad driver 34 may be analog in nature, the components are not combined in circuits that require any separate, analog power supply. Instead, all of the components and circuits of the block 22 are operated digitally in nature and the block 22 utilizes only a single, digital power supply.
  • the Schmitt-like trigger inverters 28, 30 each have a common input of a WAKELN signal 35.
  • the WAKELN signal 35 is connected to the WAKEUP signal 25 through a resistor 37.
  • the Schmitt-like trigger inverter 28 may have a turn-on level of a lower voltage in relation to Schmitt-like trigger inverter 30, and the Schmitt-like trigger inverter 30 may have a turnoff level of a higher voltage.
  • voltage level detection capability of the block 22 can be very fast and sufficiently accurate. Such characteristics and capability provide flexibility of application in that they allow for choice among R-C component 27 variations, such as variously sized resistors 27a and capacitors 27b (FIG. 2).
  • the WEN signal 5 when active, enables the wake-tip timer 20. For the remainder of the discussion, the WEN signal 5 will remain active.
  • WAKEUP signal 25 may be provided, for example, at a pin of an external circuit (not shown).
  • the WAKEUP signal 25 may serve to transition such external circuit between modes, for example, from standby mode to fully operational mode.
  • the Schmitt-like trigger inverters 28, 30 may be employed to detect the voltage level of the pin of the external circuit via the WAKEUP signal 25.
  • one of the inverters 28, 30, for example, inverter 28 operates to detect a "low” voltage WAKEUP signal 25 and the other of the inverters 30, 28, for example, inverter 30, detects a "high” voltage WAKEUP signal 25.
  • the logic of the wake-up timer 20 stops driving the WAKEUP signal 25 and an external R-C component 27 may build up a charge.
  • the outputs 28a, 30a from the Schmitt-like trigger inverters 28, 30 are each input to respective AND gates 28b, 30b.
  • the WEN signal 25 is also input to the AND gates 28b, 30b.
  • the outputs 28a, 30a of the Schmitt-like trigger inverters 28, 30 drive the flip-flop 32.
  • the flip-flop 32 serves as a delay for a predetermined period of time. Because the delay may be for a short period of time, application of the timer 20 can be widely varied over a broad range of time constant values of the R-C component 27.
  • the flip-flop 32 then drives the output WAKEDRV signal 6.
  • the output WAKEDRV signal 6 drives the input WAKEOUT signal 21, as discussed earlier with regards to Fig. 2.
  • WAKEOUT signal 21 drives the pad driver 34, and the pad driver 34 drives the oscillating WAKEUP signal 25.
  • the pad driver 34 turns on the n-channel transistor 36b that is configured to pull the oscillating WAKEUP signal 25 low whenever the input WAKEOUT signal 25 is "on”.
  • the threshold detector block 22 in combination with the R-C component 27, produces a sawtooth waveform 40.
  • the wave form 40 will be described with reference to "high” and “low” voltage levels of 1.9V and OV, respectively, and the range therebetween. It is to be understood, however, that other levels and another range between levels are possible, the specific levels and range stated herein being given only as an example.
  • Each period of the sawtooth waveform 40 has a first wave portion 42r that rises slowly from OV to 1.9V, and a second wave portion 42f that falls quickly from 1.9V to OV.
  • the first wave portion 42r is created by the R-C component 27.
  • the slope of the wave portion 42r is determined by the values of the resistor 27a and the capacitor 27b (shown in Fig. 2), as in the conventional multivibrator 10 of Fig. 1.
  • the second wave portion 42f is created by the block 22.
  • the WAKELN signal 35 follows the waveform, rising towards 1.9V.
  • the output 30a of the Schmitt-like trigger inverter 30 goes “low", thereby flipping the flip-flop 32 and inverting the output WAKEDRV signal 6.
  • the input WAKEOUT signal 6 is also turned “on,” and the pad driver 34 pulls the oscillating WAKEUP signal 25 low. This occurs at approximately the time that the WAKEUP signal 25 has reached the 1.9V level.
  • the pad driver 34 begins to pull the WAKEUP signal 25 low
  • the second wave portion 42f begins.
  • the WAKEUP signal 25 is being pulled low
  • the WAKELN signal 35 is also being pulled low.
  • the inverter 28 activates, thereby flipping the flip-flop 32 again and turning “off the output WAKEDRV signal 6.
  • the input WAKEOUT signal 6 is also turned “off,” and the pad driver 34 stops pulling the WAKEUP signal 25 low.
  • the second wave portion 42f ends, and a new period of the waveform 40 begins. In this manner, oscillation is achieved in the wake-up timer 2.
  • One particularly desirable application for the embodiments of the wake-up timer 20 of the present invention is a cordless telephone.
  • Cordless telephone units such as a telephone handset unit, are often powered by a battery when removed from the cradles of the associated base set units. It is, therefore, important in such instances to minimize power consumption in order to preserve battery power.
  • the wake-up timer 20, when incorporated in a cordless telephone unit allows the unit to maintain a standby mode when not in use and yet to easily "wake up" when necessary, for example, in response to incoming signals.
  • the wake-up timer 20 may be implemented, for example, through conventional complimentary metal oxide semiconductor (CMOS) technology. It should be understood, however, that the present invention is not limited to that implementation, and may be otherwise implemented.
  • CMOS complimentary metal oxide semiconductor
  • the wake-up timer 20 is illustrated using a single voltage Vcc, although different voltages can be used for different circuits. Accordingly, it is appropriate that the appended claims be construed broadly and in a manner consistent with the scope of the invention.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Electric Clocks (AREA)

Abstract

L'invention concerne un appareil et un procédé permettant de produire un temporisateur de réveil entièrement numérique, flexible et de faible puissance. Ledit temporisateur de réveil est connecté à un réseau de résistances et de condensateurs, ce qui crée une constante de temps. Il est constitué de deux inverseurs à bascule du type Schmitt, d'une bascule bistable et d'un circuit d'attaque. Une broche de réveil d'un dispositif associé, par exemple le combiné d'un téléphone sans fil, est connectée aux inverseurs. Le résultat provenant des inverseurs est envoyé à une bascule bistable qui produit un retard. Le circuit d'attaque commande un signal de réveil au niveau de la broche de réveil. Un compteur intégré au dispositif permet de créer un signal d'interruption à un moment spécifique.
PCT/US1997/020259 1996-11-04 1997-11-04 Systeme et procede de reveil de faible puissance WO1998020609A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US74083896A 1996-11-04 1996-11-04
US08/740,838 1996-11-04

Publications (1)

Publication Number Publication Date
WO1998020609A1 true WO1998020609A1 (fr) 1998-05-14

Family

ID=24978296

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US1997/020259 WO1998020609A1 (fr) 1996-11-04 1997-11-04 Systeme et procede de reveil de faible puissance

Country Status (1)

Country Link
WO (1) WO1998020609A1 (fr)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6326859B1 (en) 1999-07-01 2001-12-04 Telefonaktiebolaget Lm Ericsson (Publ) Oscillator circuit having trimmable capacitor array receiving a reference current
WO2002071342A1 (fr) * 2001-03-05 2002-09-12 Microchip Technology Incorporated Discriminateur de signaux pour activation d'un transpondeur basse tension
DE10330451B3 (de) * 2003-07-05 2004-09-30 Daimlerchrysler Ag Vorrichtung zum Wecken eines Steuergerätes
EP2390755A1 (fr) * 2010-05-28 2011-11-30 LSI Corporation Méthode et dispositif pour la communication courant basse tension hors bande.
CN104052299A (zh) * 2013-03-15 2014-09-17 弗莱克斯电子有限责任公司 无负载检测
US9454212B1 (en) 2014-12-08 2016-09-27 Western Digital Technologies, Inc. Wakeup detector
CN109557861A (zh) * 2018-12-25 2019-04-02 江苏旭微科技有限公司 跨电压域的电源管理电路
CN112918408A (zh) * 2021-02-07 2021-06-08 上海科世达-华阳汽车电器有限公司 一种唤醒电路和车辆

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5862923A (ja) * 1981-10-09 1983-04-14 Toshiba Corp 発振回路
US4698748A (en) * 1983-10-07 1987-10-06 Essex Group, Inc. Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system inactivity
JPH0680315A (ja) * 1992-08-31 1994-03-22 Matsushita Electric Ind Co Ltd 電子部品包装用リール

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5862923A (ja) * 1981-10-09 1983-04-14 Toshiba Corp 発振回路
US4698748A (en) * 1983-10-07 1987-10-06 Essex Group, Inc. Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system inactivity
JPH0680315A (ja) * 1992-08-31 1994-03-22 Matsushita Electric Ind Co Ltd 電子部品包装用リール

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
BILL O' NEIL: "IC timers - the "old reliable" 555 has company", EDN ELECTRICAL DESIGN NEWS., vol. 22, no. 16, September 1977 (1977-09-01), NEWTON, MASSACHUSETTS US, pages 89 - 93, XP002055687 *
PATENT ABSTRACTS OF JAPAN vol. 018, no. 338 (M - 1628) 27 June 1994 (1994-06-27) *
PATENT ABSTRACTS OF JAPAN vol. 7, no. 154 (E - 185)<1299> 9 July 1983 (1983-07-09) *

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6326859B1 (en) 1999-07-01 2001-12-04 Telefonaktiebolaget Lm Ericsson (Publ) Oscillator circuit having trimmable capacitor array receiving a reference current
WO2002071342A1 (fr) * 2001-03-05 2002-09-12 Microchip Technology Incorporated Discriminateur de signaux pour activation d'un transpondeur basse tension
DE10330451B3 (de) * 2003-07-05 2004-09-30 Daimlerchrysler Ag Vorrichtung zum Wecken eines Steuergerätes
US7196431B2 (en) 2003-07-05 2007-03-27 Daimlerchrysler Ag Device for prompting a controller
EP2390755A1 (fr) * 2010-05-28 2011-11-30 LSI Corporation Méthode et dispositif pour la communication courant basse tension hors bande.
US8713338B2 (en) 2010-05-28 2014-04-29 Lsi Corporation Methods and apparatus for low power out-of-band communications
CN104052299A (zh) * 2013-03-15 2014-09-17 弗莱克斯电子有限责任公司 无负载检测
US9454212B1 (en) 2014-12-08 2016-09-27 Western Digital Technologies, Inc. Wakeup detector
CN109557861A (zh) * 2018-12-25 2019-04-02 江苏旭微科技有限公司 跨电压域的电源管理电路
CN109557861B (zh) * 2018-12-25 2023-08-15 江苏旭微科技有限公司 跨电压域的电源管理电路
CN112918408A (zh) * 2021-02-07 2021-06-08 上海科世达-华阳汽车电器有限公司 一种唤醒电路和车辆
CN112918408B (zh) * 2021-02-07 2022-10-18 上海科世达-华阳汽车电器有限公司 一种唤醒电路和车辆

Similar Documents

Publication Publication Date Title
US6363031B2 (en) Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit
US5369311A (en) Clock generator control circuit
WO2006036719A2 (fr) Circuit d&#39;horloge et procede associe
US6388479B1 (en) Oscillator based power-on-reset circuit
JPH1117457A (ja) 高速スタートアップ特性を備えた電子装置
JPH07230331A (ja) 起動回路を有する基準電圧発生回路
JPH08204450A (ja) 半導体集積回路
JP3260631B2 (ja) 周期的にａ／ｄ変換を行うａ／ｄコンバータ回路
EP0604044B1 (fr) Détecteur de coupure d&#39;alimentation électrique
JP3274935B2 (ja) マイクロコンピュータ
TW344131B (en) A 1.5V bootstrapped all-N-logic true-single-phase CMOS dynamic logic circuit suitable for low supply voltage and high speed pipelined
WO1998020609A1 (fr) Systeme et procede de reveil de faible puissance
JP2004260648A (ja) パワーオンリセット回路
USRE39523E1 (en) Power control apparatus for a battery-powered communication system
US10601408B2 (en) Low frequency oscillator with ultra-low short circuit current
ATE176106T1 (de) Monolithische mos switched-capacitor-schaltung mit on-chip oszillator
CN211791469U (zh) 振荡器电路及开关霍尔传感器
US6496078B1 (en) Activating on-chip oscillator using ring oscillator
US5673424A (en) Circuit which supplies a clock pulse to a microcomputer
JP3239459B2 (ja) 電源電圧監視回路
JP2722348B2 (ja) 発振回路
JP3760744B2 (ja) 定電圧出力装置
JP3597084B2 (ja) 受信回路及び受信回路の消費電力低減方法
JP3564976B2 (ja) 発振検出回路
JP2723741B2 (ja) 半導体集積回路のクロック発生回路

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE

121 Ep: the epo has been informed by wipo that ep was designated in this application
NENP Non-entry into the national phase

Ref country code: JP

Ref document number: 1998521783

Format of ref document f/p: F

122 Ep: pct application non-entry in european phase