WO1996008763A3 - Method, apparatus and instruction for performing a double jump register indirect operation transfer in a microcontroller - Google Patents

Method, apparatus and instruction for performing a double jump register indirect operation transfer in a microcontroller Download PDF

Info

Publication number
WO1996008763A3
WO1996008763A3 PCT/IB1995/000686 IB9500686W WO9608763A3 WO 1996008763 A3 WO1996008763 A3 WO 1996008763A3 IB 9500686 W IB9500686 W IB 9500686W WO 9608763 A3 WO9608763 A3 WO 9608763A3
Authority
WO
WIPO (PCT)
Prior art keywords
procedure
address
instruction
microcontroller
entry
Prior art date
Application number
PCT/IB1995/000686
Other languages
French (fr)
Other versions
WO1996008763A2 (en
Inventor
Santanu Roy
Thorwald Rabeler
Original Assignee
Philips Electronics Nv
Philips Norden Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronics Nv, Philips Norden Ab filed Critical Philips Electronics Nv
Publication of WO1996008763A2 publication Critical patent/WO1996008763A2/en
Publication of WO1996008763A3 publication Critical patent/WO1996008763A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/324—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address using program counter relative addressing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
    • G06F9/30054—Unconditional branch instructions

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

A microcontroller performs a jump double register indirect instruction by determining the address of a procedure to execute using the contents of a designated pointer register as an index into a procedure address table located anywhere in the address space where each entry is an address of an entry point for the particular procedure to be executed. The address is retrieved and loaded into the microcontroller program counter resulting in a jump to the entry point of the procedure. The contents of the pointer register is post incremented to point at the next entry of the table and, as a result, the next procedure. The next execution of the instruction will cause a jump to the next procedure.
PCT/IB1995/000686 1994-09-16 1995-08-24 Method, apparatus and instruction for performing a double jump register indirect operation transfer in a microcontroller WO1996008763A2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US30804894A 1994-09-16 1994-09-16
US08/308,048 1994-09-16

Publications (2)

Publication Number Publication Date
WO1996008763A2 WO1996008763A2 (en) 1996-03-21
WO1996008763A3 true WO1996008763A3 (en) 1996-05-30

Family

ID=23192314

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IB1995/000686 WO1996008763A2 (en) 1994-09-16 1995-08-24 Method, apparatus and instruction for performing a double jump register indirect operation transfer in a microcontroller

Country Status (1)

Country Link
WO (1) WO1996008763A2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19923517C1 (en) * 1999-05-21 2000-06-15 Siemens Ag Branch process for processing of program
US9116685B2 (en) 2011-07-19 2015-08-25 Qualcomm Incorporated Table call instruction for frequently called functions

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2007891A (en) * 1977-10-25 1979-05-23 Digital Equipment Corp Calling instructions in a data processing system
US4803619A (en) * 1984-03-15 1989-02-07 Bernstein David H Digital data processing system incorporating apparatus for resolving names
US5029078A (en) * 1987-06-22 1991-07-02 Mitsubishi Denki K.K. Program loading method with relocation address

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2007891A (en) * 1977-10-25 1979-05-23 Digital Equipment Corp Calling instructions in a data processing system
US4803619A (en) * 1984-03-15 1989-02-07 Bernstein David H Digital data processing system incorporating apparatus for resolving names
US5029078A (en) * 1987-06-22 1991-07-02 Mitsubishi Denki K.K. Program loading method with relocation address

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
DESIGN WITH MICROCONTROLLERS, 1988, JOHN B. PEATMAN, pages 107-114. *

Also Published As

Publication number Publication date
WO1996008763A2 (en) 1996-03-21

Similar Documents

Publication Publication Date Title
KR920001319A (en) Processor and treatment method
JPS56149646A (en) Operation controller
WO1996008763A3 (en) Method, apparatus and instruction for performing a double jump register indirect operation transfer in a microcontroller
JPS57155675A (en) Input system of symbol command
JPS5423343A (en) Microprogram controller
JPS53113446A (en) Information processor and its method
JPS54148447A (en) Interruption input system
JPS5569856A (en) Overlap system
TW345637B (en) Data processor with branch target address cache and method of operation a data processor has a BTAC storing a number of recently encountered fetch address-target address pairs.
JPS5617402A (en) Programmable sequence controller
JPS578851A (en) Parallel processing system
WO1996008948A3 (en) Method and apparatus for fast microcontroller context switching
EP0793167A3 (en) Method and apparatus for operation execution using individual instructions for operation initiation and operation result acquisition
JPS5447455A (en) Data processor
KR900005831A (en) Software simulation method for electronic exchange
JPS5769308A (en) Scan-type programmable logic controller
JPS57168345A (en) Data processing device
JPS6418843A (en) Cache memory device
JPS5617446A (en) Microcomputer
EP0905612A3 (en) Method for executing instructions of variable length
JPS6453235A (en) Risc type microprocessor
EP0264215A3 (en) Fast entry to emulation
JPS55164920A (en) Testing method for input and output unit
JPS57162034A (en) Data processing system
KR970022743A (en) How microprocessors handle exceptions

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

WWE Wipo information: entry into national phase

Ref document number: 1995927912

Country of ref document: EP

AK Designated states

Kind code of ref document: A3

Designated state(s): JP KR

AL Designated countries for regional patents

Kind code of ref document: A3

Designated state(s): AT BE CH DE DK ES FR GB GR IE IT LU MC NL PT SE

WWW Wipo information: withdrawn in national office

Ref document number: 1995927912

Country of ref document: EP

121 Ep: the epo has been informed by wipo that ep was designated in this application
122 Ep: pct application non-entry in european phase