WO1992000570A1 - Systemes de rendu graphique - Google Patents

Systemes de rendu graphique Download PDF

Info

Publication number
WO1992000570A1
WO1992000570A1 PCT/GB1990/000987 GB9000987W WO9200570A1 WO 1992000570 A1 WO1992000570 A1 WO 1992000570A1 GB 9000987 W GB9000987 W GB 9000987W WO 9200570 A1 WO9200570 A1 WO 9200570A1
Authority
WO
WIPO (PCT)
Prior art keywords
framestore
pixel
ordering
instructions
rendering
Prior art date
Application number
PCT/GB1990/000987
Other languages
English (en)
Inventor
Neil Francis Trevett
Original Assignee
Du Pont Pixel Systems Limited
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Du Pont Pixel Systems Limited filed Critical Du Pont Pixel Systems Limited
Priority to JP2508954A priority Critical patent/JPH06500871A/ja
Priority to PCT/GB1990/000987 priority patent/WO1992000570A1/fr
Priority to AU58385/90A priority patent/AU5838590A/en
Priority to CA 2085588 priority patent/CA2085588A1/fr
Priority to EP19900909471 priority patent/EP0536114A1/fr
Publication of WO1992000570A1 publication Critical patent/WO1992000570A1/fr
Priority to US07/996,911 priority patent/US5459835A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/10—Geometric effects
    • G06T15/40—Hidden part removal

Definitions

  • a table of example steps performed by the four processors PROC 0 to PROC 3 in carrying out the exemplary instructions "a" to "e” mentioned above is set out in Figure 4, based on the assumption that, initially all of the pixels in the framestore FS are set to white colour, and a zero order number is stored in all of the locations in the ordering buffer OB, as shown in Figure 5A.
  • the table of Figure 4 is self-explanatory. Points to note are that step 12 in the table is the first step where a processor (PROC 3, in this case) compares the order of the polygon it is executing with a current order CO (3) of the pixel (4, 2) under consideration which is not the cleared screen order of zero, because the pixel was previously written in step 11.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Geometry (AREA)
  • Computer Graphics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Image Generation (AREA)

Abstract

Système de rendu graphique bidimensionnel possédant une pluralité de processeurs (PROC 0 à PROC 3) recevant des instructions à partir d'un registre d'instructions commun (IR) et restituant des polygones dans une mémoire d'images (FS), afin de permettre une mise en ÷uvre asynchrone des instructions tout en assurant une bonne restitution des polygones qui se chevauchent. Chaque instruction comprend un code de classement prioritaire et, avant d'introduire un pixel dans la mémoire d'images (FS), chaque processeur vérifie que le code de classement du polygone qu'il restitue est plus significatif qu'un code de classement prioritaire pour le pixel stocké dans un tampon de classement prioritaire. Si tel est le cas, ledit processeur introduit le pixel dans la mémoire d'images (FS) et actualise le tampon de classement prioritaire (OB), sinon le pixel n'est pas introduit.
PCT/GB1990/000987 1990-06-26 1990-06-26 Systemes de rendu graphique WO1992000570A1 (fr)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2508954A JPH06500871A (ja) 1990-06-26 1990-06-26 グラフィックス描画システム
PCT/GB1990/000987 WO1992000570A1 (fr) 1990-06-26 1990-06-26 Systemes de rendu graphique
AU58385/90A AU5838590A (en) 1990-06-26 1990-06-26 Graphics rendering systems
CA 2085588 CA2085588A1 (fr) 1990-06-26 1990-06-26 Systemes de restitution graphiques
EP19900909471 EP0536114A1 (fr) 1990-06-26 1990-06-26 Systemes de rendu graphique
US07/996,911 US5459835A (en) 1990-06-26 1992-12-28 Graphics rendering systems

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/GB1990/000987 WO1992000570A1 (fr) 1990-06-26 1990-06-26 Systemes de rendu graphique

Publications (1)

Publication Number Publication Date
WO1992000570A1 true WO1992000570A1 (fr) 1992-01-09

Family

ID=10669395

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB1990/000987 WO1992000570A1 (fr) 1990-06-26 1990-06-26 Systemes de rendu graphique

Country Status (3)

Country Link
EP (1) EP0536114A1 (fr)
JP (1) JPH06500871A (fr)
WO (1) WO1992000570A1 (fr)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000004495A1 (fr) * 1998-07-17 2000-01-27 Intergraph Corporation Systeme de traitement de sommets a partir d'une suite de demandes graphiques
US6157393A (en) * 1998-07-17 2000-12-05 Intergraph Corporation Apparatus and method of directing graphical data to a display device
US6181355B1 (en) 1998-07-17 2001-01-30 3Dlabs Inc. Ltd. Graphics processing with transcendental function generator
US6410519B1 (en) 1999-03-04 2002-06-25 United States Surgical Corporation Scar reduction
US6459453B1 (en) 1998-07-17 2002-10-01 3Dlabs Inc. Ltd. System for displaying a television signal on a computer monitor
US6476816B1 (en) 1998-07-17 2002-11-05 3Dlabs Inc. Ltd. Multi-processor graphics accelerator
US6480913B1 (en) 1998-07-17 2002-11-12 3Dlabs Inc. Led. Data sequencer with MUX select input for converting input data stream and to specific output data stream using two exclusive-or logic gates and counter
US6518971B1 (en) 1998-07-17 2003-02-11 3Dlabs Inc. Ltd. Graphics processing system with multiple strip breakers
US6577316B2 (en) 1998-07-17 2003-06-10 3Dlabs, Inc., Ltd Wide instruction word graphics processor
US6674440B1 (en) 1999-04-05 2004-01-06 3Dlabs, Inc., Inc. Ltd. Graphics processor for stereoscopically displaying a graphical image
US7518616B1 (en) 1998-07-17 2009-04-14 3Dlabs, Inc. Ltd. Graphics processor with texture memory allocation system
US7616200B1 (en) 1998-06-12 2009-11-10 3Dlabs Inc. Ltd. System for reducing aliasing on a display device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4209832A (en) * 1978-06-13 1980-06-24 Chrysler Corporation Computer-generated display for a fire control combat simulator
EP0310176A2 (fr) * 1987-09-30 1989-04-05 Philips Electronics Uk Limited Méthode et appareil pour générer une image en deux dimensions
EP0321095A2 (fr) * 1987-12-09 1989-06-21 EVANS & SUTHERLAND COMPUTER CORPORATION Système de résolution de priorité entre polygones avec antialiasing

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4209832A (en) * 1978-06-13 1980-06-24 Chrysler Corporation Computer-generated display for a fire control combat simulator
EP0310176A2 (fr) * 1987-09-30 1989-04-05 Philips Electronics Uk Limited Méthode et appareil pour générer une image en deux dimensions
EP0321095A2 (fr) * 1987-12-09 1989-06-21 EVANS & SUTHERLAND COMPUTER CORPORATION Système de résolution de priorité entre polygones avec antialiasing

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7616200B1 (en) 1998-06-12 2009-11-10 3Dlabs Inc. Ltd. System for reducing aliasing on a display device
US6476816B1 (en) 1998-07-17 2002-11-05 3Dlabs Inc. Ltd. Multi-processor graphics accelerator
US6181355B1 (en) 1998-07-17 2001-01-30 3Dlabs Inc. Ltd. Graphics processing with transcendental function generator
US6188410B1 (en) 1998-07-17 2001-02-13 3Dlabs Inc. Ltd. System for processing vertices from a graphics request stream
US6459453B1 (en) 1998-07-17 2002-10-01 3Dlabs Inc. Ltd. System for displaying a television signal on a computer monitor
WO2000004495A1 (fr) * 1998-07-17 2000-01-27 Intergraph Corporation Systeme de traitement de sommets a partir d'une suite de demandes graphiques
US6480913B1 (en) 1998-07-17 2002-11-12 3Dlabs Inc. Led. Data sequencer with MUX select input for converting input data stream and to specific output data stream using two exclusive-or logic gates and counter
US6518971B1 (en) 1998-07-17 2003-02-11 3Dlabs Inc. Ltd. Graphics processing system with multiple strip breakers
US6577316B2 (en) 1998-07-17 2003-06-10 3Dlabs, Inc., Ltd Wide instruction word graphics processor
US7518616B1 (en) 1998-07-17 2009-04-14 3Dlabs, Inc. Ltd. Graphics processor with texture memory allocation system
US6157393A (en) * 1998-07-17 2000-12-05 Intergraph Corporation Apparatus and method of directing graphical data to a display device
US6410519B1 (en) 1999-03-04 2002-06-25 United States Surgical Corporation Scar reduction
US6756518B2 (en) 1999-03-04 2004-06-29 United States Surgical Corporation Scar reduction
US6674440B1 (en) 1999-04-05 2004-01-06 3Dlabs, Inc., Inc. Ltd. Graphics processor for stereoscopically displaying a graphical image

Also Published As

Publication number Publication date
JPH06500871A (ja) 1994-01-27
EP0536114A1 (fr) 1993-04-14

Similar Documents

Publication Publication Date Title
US5459835A (en) Graphics rendering systems
US4967375A (en) Fast architecture for graphics processor
US5675773A (en) Graphics display system with a low level hardware dependent graphics library
EP0240246A2 (fr) Appareil et procédé de remplissage de polygones complexes
WO1992000570A1 (fr) Systemes de rendu graphique
JPH0355832B2 (fr)
JPH06175646A (ja) グラフィックス・システム用フレーム・バッファおよびラスタ・プロセッサならびにピクセル変数のバッファリング方法
US4747042A (en) Display control system
EP0778577B1 (fr) Circuit intégré à mémoire synchrone à semi-conducteurs, méthode d'accès et système comprenant cette mémoire
US6172686B1 (en) Graphic processor and method for displaying a plurality of figures in motion with three dimensional overlay
US4748442A (en) Visual displaying
JPS6365953B2 (fr)
CA2055784C (fr) Controleur de memoire hierarchique
KR19990008388A (ko) 연산기능을 갖는 반도체메모리 및 그것을 사용한 처리장치
CA2085588A1 (fr) Systemes de restitution graphiques
US4574347A (en) Data processing apparatus for performing high-speed arithmetic operations
JP2899838B2 (ja) 記憶装置
US6489967B1 (en) Image formation apparatus and image formation method
US20130113792A1 (en) Three Dimensional Computer Graphics System
JPH0765198A (ja) 画像メモリ装置
JPS58136093A (ja) 表示制御装置
JP4482996B2 (ja) データ記憶装置とその方法および画像処理装置
US6088033A (en) Method and apparatus for processing picture elements
JPS6255693A (ja) グラフイツクデイスプレイ装置
JPH08202324A (ja) 画像データ記憶制御装置

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AT AU BB BG BR CA CH DE DK ES FI GB HU JP KP KR LK LU MC MG MW NL NO RO SD SE SU US

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): AT BE BF BJ CF CG CH CM DE DK ES FR GA GB IT LU ML MR NL SE SN TD TG

WD Withdrawal of designations after international publication

Free format text: AT,AU,BB,BG,BR,CH,DE,DK,ES,FI,GB,HU,KP,KR,LK,LU,MC,MG,MW,NL,NO,RO,SD,SE,SU OAPI PATENT:BF,BJ,CF,CG,CM,GA,ML,MR,SN,TD,TG

WWE Wipo information: entry into national phase

Ref document number: 2085588

Country of ref document: CA

WWE Wipo information: entry into national phase

Ref document number: 1990909471

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 1990909471

Country of ref document: EP

REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

WWW Wipo information: withdrawn in national office

Ref document number: 1990909471

Country of ref document: EP