WO1991011822A1 - Semiconductor device and method for its manufacture - Google Patents
Semiconductor device and method for its manufacture Download PDFInfo
- Publication number
- WO1991011822A1 WO1991011822A1 PCT/SE1991/000029 SE9100029W WO9111822A1 WO 1991011822 A1 WO1991011822 A1 WO 1991011822A1 SE 9100029 W SE9100029 W SE 9100029W WO 9111822 A1 WO9111822 A1 WO 9111822A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- layer
- substrate
- silicon
- active
- diamond
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 23
- 238000000034 method Methods 0.000 title claims description 15
- 238000004519 manufacturing process Methods 0.000 title claims description 9
- 239000000758 substrate Substances 0.000 claims abstract description 39
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 36
- 229910003460 diamond Inorganic materials 0.000 claims abstract description 30
- 239000010432 diamond Substances 0.000 claims abstract description 30
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 21
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 21
- 239000010703 silicon Substances 0.000 claims abstract description 21
- 235000012239 silicon dioxide Nutrition 0.000 claims abstract description 18
- 239000000377 silicon dioxide Substances 0.000 claims abstract description 18
- 230000005855 radiation Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 5
- 239000000463 material Substances 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000010292 electrical insulation Methods 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 230000002411 adverse Effects 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 208000031872 Body Remains Diseases 0.000 description 1
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 229910001882 dioxygen Inorganic materials 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000005865 ionizing radiation Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 230000002285 radioactive effect Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
- H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
- H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
Definitions
- the present invention relates to a semiconductor device comprising a substrate and an active layer of silicon arranged on the substrate, the active parts of the semiconductor device being produced in this layer.
- the circuit or device is produced in a layer of a semiconducting material, usually silicon, which is arranged on an electrically insulating substrate.
- This substrate usually consists of a body of semiconducting material, for example silicon, on which an electrically insulating layer, usually silicon dioxide, is arranged.
- an electrically insulating layer usually silicon dioxide
- the silicon dioxide layer has to be made relatively thick, typically with a thickness of at least one or a few ⁇ m.
- the silicon dioxide has poor thermal properties, especially low thermal conductivity.
- the invention aims to provide a semiconductor device of the kind mentioned in the introduction, which exhibits high power handling capacity and good radiation hardness and in which the adverse effect of incompletely controlled surface states at the interface between the active layer and the insulating layer is avoided.
- the invention aims to provide a method for the manuf cture of such a semiconductor device.
- Figure 1 shows an example of a semiconductor device according to the invention.
- Figure 2 illustrates an example of the method according to the invention. DESCRIPTION OF THE PREFERRED EMBODIMENTS
- Figure 1 shows a semiconductor device according to an embodiment of the invention.
- the device has a substrate 1 in the form of a monocrystalline silicon wafer.
- the substrate supports an active silicon layer 5, in which the active parts of the device are produced in a manner known per se.
- the active layer may, for example, have a thickness of 0.6 ⁇ m. Possibly, the substrate may support several separate active layers located beside each other.
- a polycrystalline diamond layer 3 is arranged, which provides the necessary electrical insulation and separation between the substrate and the active layer. Between the diamond layer 3 and the active layer 5, a thin layer 4 of silicon dioxide is arranged. Between the diamond layer 3 and the substrate, a thin silicon layer 2 is arranged. This layer serves a certain purpose in the manufacturing method which will be described below but may be omitted, for example if a different manufacturing method is used.
- the silicon dioxide layer 4 is made as thin as possible, which means that only a small number of charges will be generated in the layer upon irradiation.
- the thickness of the layer should not exceed 0.05 ⁇ for the desired high radiation hardness to be obtained, and according to a preferred embodiment of the invention, the thickness of the layer is at most 0.02 ⁇ m, which provides exceedingly good radiation hardness.
- the radiation hardness may be further increased by choosing such a process technique for the manufacture of the silicon dioxide layer that the tendency of this layer to capture charges generated upon irradiation will be small.
- a suitable process technique is thermal oxidation in moist oxygen gas and subsequent heat treatment in an inert atmosphere, for example 2, at temperatures below 900°C.
- the thickness of the polycrystalline diamond layer 3 is optimized in view of the desired thermal impedance and in view of the influence on the active layer from the underlying substrate. To obtain optimum power-distributing thermal impedance between the active layer and the substrate, the thickness of the layer 3 should be chosen greater than the thickness of the active layer, but sufficiently low to limit the growth time and mechanical stresses.
- the thickness of the diamond layer must not be lower than a first minimum value, which, among other things, is dependent on the intended operating voltage between the substrate and the active layer.
- a first minimum value which, among other things, is dependent on the intended operating voltage between the substrate and the active layer.
- MOS effects field effect
- the thickness of the diamond layer must also not be lower than a second minimum value, which is dependent, among other things, on the intended operating voltage and on the maximally allowed induced surface charge in the active layer.
- the thickness of the diamond layer should also not be lower than a third minimum value, which depends on the maximum permissible capacitive coupling to the substrate for the device in question.
- the substrate consists of silicon. This has proved advantageous since then the substrate has the same thermal coefficient of expansion ⁇ as the active layer, which provides the least possible mechanical stresses on the active layer upon temperature variations. Further, silicon has good thermal conductivity, which is important for an efficient removal of heat from the active layer and hence for being able to allow a high power load on the devices or circuits produced in this layer.
- the substrate may consist of some other material, for example sapphire.
- the diamond layer is polycrystalline but it may, alternatively, be monocrystal- line.
- a semiconductor device In a semiconductor device according to the invention, very good power handling capacity of the devices/circuits produced in the active layer is obtained because of the high thermal conductance and heat capacity of the diamond material.
- the power handling capacity within a large dynamic range is typically twice as great or several times as great as in prior art circuits.
- very good radiation hardness is obtained.
- a reduction is obtained of the influence on the active layer exerted by uncontrolled surface states at that interface of the active layer which faces the substrate, and by charge effects in those insulating layers which are arranged between the active layer and the substrate.
- Figures 2a-2f show a number of successive steps in a preferred method for the production of a semiconductor device according to the invention.
- the starting-point for the production is the body A of monocrystalline silicon shown in Figure 2a. That surface of the body A which in the finished device is to face the substrate, is provided, as shown in Figure 2b, with a silicon dioxide layer 4, for example by heat treatment in the presence of oxygen.
- Figure 2c shows how a polycrystalline diamond layer 3 is generated on the silicon dioxide layer 4, for example by CVD (Chemical Vapour Deposition) , or with the aid of a plasma jet method.
- Figure 2d shows how a thin layer 2 of silicon is applied on the layer 3, for example with the aid of a CVD method.
- Figure 2e shows how the body A is brought into concact with the layer 2 against the surface of the substrate 1.
- the layer 2 is brought to adhere to the substrate, for example by heat bonding.
- Figure 2f such a quantity of the upper part of the body A in Figure 2f is removed, for example by etching, that of the body remains the active layer 5 with a suitable thickness for producing therein the active devices or circuits.
- the desired active devices or circuits are produced in the layer 5 in a manner known per se, after which the necessary connection members are produced and the device is enclosed.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Formation Of Insulating Films (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9000245A SE465492B (en) | 1990-01-24 | 1990-01-24 | Semiconductor component containing a diamond layer arranged between a substrate and an active layer and process prior to its preparation |
SE9000245-2 | 1990-01-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO1991011822A1 true WO1991011822A1 (en) | 1991-08-08 |
Family
ID=20378335
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/SE1991/000029 WO1991011822A1 (en) | 1990-01-24 | 1991-01-17 | Semiconductor device and method for its manufacture |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0513100A1 (en) |
JP (1) | JPH05503812A (en) |
SE (1) | SE465492B (en) |
WO (1) | WO1991011822A1 (en) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1993001617A1 (en) * | 1991-07-08 | 1993-01-21 | Asea Brown Boveri Ab | Method for the manufacture of a semiconductor component |
EP0570321A2 (en) * | 1992-05-15 | 1993-11-18 | International Business Machines Corporation | Bonded wafer structure having a buried insulator layer |
WO1994015359A1 (en) * | 1992-12-18 | 1994-07-07 | Harris Corporation | Silicon on diamond circuit structure and method of making same |
WO1994020985A1 (en) * | 1993-03-11 | 1994-09-15 | Harris Corporation | Bonded wafer process incorporating diamond insulator |
US5376579A (en) * | 1993-07-02 | 1994-12-27 | The United States Of America As Represented By The Secretary Of The Air Force | Schemes to form silicon-on-diamond structure |
EP0707338A2 (en) * | 1994-10-13 | 1996-04-17 | STMicroelectronics S.r.l. | Wafer of semiconductor material for fabricating integrated semiconductor devices, and process for its fabrication |
US5561303A (en) * | 1991-11-07 | 1996-10-01 | Harris Corporation | Silicon on diamond circuit structure |
FR2767605A1 (en) * | 1997-08-25 | 1999-02-26 | Gec Alsthom Transport Sa | INTEGRATED POWER CIRCUIT, METHOD FOR MANUFACTURING SUCH A CIRCUIT, AND CONVERTER INCLUDING SUCH A CIRCUIT |
FR2781082A1 (en) * | 1998-07-10 | 2000-01-14 | Commissariat Energie Atomique | SEMICONDUCTOR THIN-LAYER STRUCTURE COMPRISING A HEAT-DISTRIBUTING LAYER |
US6171931B1 (en) | 1994-12-15 | 2001-01-09 | Sgs-Thomson Microelectronics S.R.L. | Wafer of semiconductor material for fabricating integrated devices, and process for its fabrication |
US6531714B1 (en) * | 1994-12-30 | 2003-03-11 | Sgs-Thomson Microelectronics S.R.L. | Process for the production of a semiconductor device having better interface adhesion between dielectric layers |
US6552395B1 (en) * | 2000-01-03 | 2003-04-22 | Advanced Micro Devices, Inc. | Higher thermal conductivity glass for SOI heat removal |
US7300853B2 (en) | 1998-07-10 | 2007-11-27 | Soitec | Thin layer semi-conductor structure comprising a heat distribution layer |
KR20200138196A (en) * | 2018-03-30 | 2020-12-09 | 소이텍 | Substrates and related manufacturing processes for radio frequency applications |
-
1990
- 1990-01-24 SE SE9000245A patent/SE465492B/en not_active IP Right Cessation
-
1991
- 1991-01-17 JP JP50384891A patent/JPH05503812A/en active Pending
- 1991-01-17 WO PCT/SE1991/000029 patent/WO1991011822A1/en not_active Application Discontinuation
- 1991-01-17 EP EP19910903273 patent/EP0513100A1/en not_active Withdrawn
Non-Patent Citations (7)
Title |
---|
APPL- PHYS. LETT., Vol. 55, No. 10, September 1989 M. I. LANDSTRASS et al: "RESISTIVITY OF CHEMICAL VAPOR DEPOSITED DIAMOND FILMS", see page 975 - page 977. * |
APPL. PHYS. LETT., Vol. 55, No. 14, October 1989 M. I. LANDSTRASS et al: "HYDROGEN PASSIVATION OF ELECTRICALLY ACTIVE DEFECTS IN DIAMOND", see page 1391 - page 1393. * |
APPL. PHYS. LETT., Vol. 56, No. 23, June 1990 M. I. LANDSTRASS et al: "TOTAL DOSE RADIATION HARDNESS OF DIAMOND-BASED SILICON-ON-INSULATOR STRUCTURES", see page 2316 - page 2318. * |
JAPANESE JOURNAL OF APPLIED PHYSICS, Vol. 21, No. 4, April 1982 SEIICHIRO MATSUMOTO et al: "VAPOR DEPOSITION OF DIAMOND PARTICLES FROM METHANE", see page L183 - page L185. * |
JAPANESE JOURNAL OF APPLIED PHYSICS, Vol. 25, No. 10, October 1986 AKIRA ONO et al: "THERMAL CONDUCTIVITY OF DIAMOND FILMS SYNTHESIZED BY MICROWAVE PLASMA CVD", see page L808 - page L810. * |
PATENT ABSTRACTS OF JAPAN, Vol 10, No 340, E455, Abstract of JP 61-144036, publ 1986-07-01 NEC CORP. * |
PATENT ABSTRACTS OF JAPAN, Vol 13, No 171, C588, Abstract of JP 64- 3097, publ 1989-01-06 MATSUSHITA ELECTRIC WORKS LTD. * |
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1993001617A1 (en) * | 1991-07-08 | 1993-01-21 | Asea Brown Boveri Ab | Method for the manufacture of a semiconductor component |
US5561303A (en) * | 1991-11-07 | 1996-10-01 | Harris Corporation | Silicon on diamond circuit structure |
EP0570321A2 (en) * | 1992-05-15 | 1993-11-18 | International Business Machines Corporation | Bonded wafer structure having a buried insulator layer |
EP0570321A3 (en) * | 1992-05-15 | 1997-03-12 | Ibm | Bonded wafer structure having a buried insulator layer |
WO1994015359A1 (en) * | 1992-12-18 | 1994-07-07 | Harris Corporation | Silicon on diamond circuit structure and method of making same |
WO1994020985A1 (en) * | 1993-03-11 | 1994-09-15 | Harris Corporation | Bonded wafer process incorporating diamond insulator |
US5376579A (en) * | 1993-07-02 | 1994-12-27 | The United States Of America As Represented By The Secretary Of The Air Force | Schemes to form silicon-on-diamond structure |
EP0707338A3 (en) * | 1994-10-13 | 1996-05-15 | Sgs Thomson Microelectronics | |
EP0707338A2 (en) * | 1994-10-13 | 1996-04-17 | STMicroelectronics S.r.l. | Wafer of semiconductor material for fabricating integrated semiconductor devices, and process for its fabrication |
US5855693A (en) * | 1994-10-13 | 1999-01-05 | Sgs-Thomson Microelectronics S.R.L. | Wafer of semiconductor material for fabricating integrated devices, and process for its fabrication |
US6171931B1 (en) | 1994-12-15 | 2001-01-09 | Sgs-Thomson Microelectronics S.R.L. | Wafer of semiconductor material for fabricating integrated devices, and process for its fabrication |
US6531714B1 (en) * | 1994-12-30 | 2003-03-11 | Sgs-Thomson Microelectronics S.R.L. | Process for the production of a semiconductor device having better interface adhesion between dielectric layers |
FR2767605A1 (en) * | 1997-08-25 | 1999-02-26 | Gec Alsthom Transport Sa | INTEGRATED POWER CIRCUIT, METHOD FOR MANUFACTURING SUCH A CIRCUIT, AND CONVERTER INCLUDING SUCH A CIRCUIT |
EP0901158A1 (en) * | 1997-08-25 | 1999-03-10 | Gec Alsthom Transport Sa | Smart power integrated circuit, method for its manufacturing and converter comprising such a circuit |
FR2781082A1 (en) * | 1998-07-10 | 2000-01-14 | Commissariat Energie Atomique | SEMICONDUCTOR THIN-LAYER STRUCTURE COMPRISING A HEAT-DISTRIBUTING LAYER |
US7300853B2 (en) | 1998-07-10 | 2007-11-27 | Soitec | Thin layer semi-conductor structure comprising a heat distribution layer |
US6552395B1 (en) * | 2000-01-03 | 2003-04-22 | Advanced Micro Devices, Inc. | Higher thermal conductivity glass for SOI heat removal |
KR20200138196A (en) * | 2018-03-30 | 2020-12-09 | 소이텍 | Substrates and related manufacturing processes for radio frequency applications |
KR102567211B1 (en) | 2018-03-30 | 2023-08-16 | 소이텍 | Substrates and related manufacturing processes for radio frequency applications |
Also Published As
Publication number | Publication date |
---|---|
SE9000245L (en) | 1991-07-25 |
SE465492B (en) | 1991-09-16 |
EP0513100A1 (en) | 1992-11-19 |
SE9000245D0 (en) | 1990-01-24 |
JPH05503812A (en) | 1993-06-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7067386B2 (en) | Creation of high mobility channels in thin-body SOI devices | |
US4983251A (en) | Method of manufacturing semiconductor devices | |
US5953622A (en) | Method for fabricating semiconductor wafers | |
US5466630A (en) | Silicon-on-insulator technique with buried gap | |
EP0969500B1 (en) | Single crystal silicon on polycrystalline silicon integrated circuits | |
US6346435B1 (en) | Laminated substrate fabricated from semiconductor wafers bonded to each other without contact between insulating layer and semiconductor layer and process of fabrication thereof | |
JP2717979B2 (en) | Method of fabricating thin single crystal silicon islands on insulator | |
EP0658930A2 (en) | Varying the thickness of the surface silicon layer in a silicon-on-insulator substrate | |
US20020089016A1 (en) | Thin layer semi-conductor structure comprising a heat distribution layer | |
WO1991011822A1 (en) | Semiconductor device and method for its manufacture | |
US6384422B2 (en) | Method for manufacturing semiconductor device and ultrathin semiconductor device | |
US5561303A (en) | Silicon on diamond circuit structure | |
US6091112A (en) | Silicon on insulator semiconductor substrate and fabrication method therefor | |
US5641691A (en) | Method for fabricating complementary vertical bipolar junction transistors in silicon-on-sapphire | |
EP0674806B1 (en) | Silicon on diamond circuit structure and method of making same | |
US5017998A (en) | Semiconductor device using SOI substrate | |
EP0296658B1 (en) | Semiconductor device comprising a capacitor and a buried passivation layer | |
WO1993001617A1 (en) | Method for the manufacture of a semiconductor component | |
JP2763107B2 (en) | Dielectric-isolated semiconductor substrate and method of manufacturing the same | |
JPH04199632A (en) | Soi wafer and manufacture thereof | |
US6037198A (en) | Method of fabricating SOI wafer | |
EP0311245B1 (en) | Semi-conductor devices having a great radiation tolerance | |
JPS61271853A (en) | Semiconductor device and manufacture thereof | |
JPH08293542A (en) | Manufacture of dielectric isolation substrate | |
JPH06342788A (en) | Manufacture of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CA JP US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH DE DK ES FR GB GR IT LU NL SE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1991903273 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1991903273 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: CA |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 1991903273 Country of ref document: EP |