Classifications

• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03K—PULSE TECHNIQUE
  • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
  • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
  • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
  • H03K17/567—Circuits characterised by the use of more than one type of semiconductor device, e.g. BIMOS, composite devices such as IGBT
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03K—PULSE TECHNIQUE
  • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
  • H03K17/16—Modifications for eliminating interference voltages or currents
  • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
  • H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit

Definitions

• This invention relates to a drive circuit for an insulated gate type of transistor, which is operable to increase the noise immunity of the transistor.
• one type of DC to AC inverter includes a number of switch blocks or modules, each including an insulated gate transistor which is switched on and off by control signal pulses.
• a problem encountered with a circuit of the above character arises from the fact that high voltage noise is frequently present on the DC power bus, due, for example, to switching transients. During power up and when the power transistor is turned off for an extended period of time, there is a danger that a high voltage noise signal on the bus may turn on the power transistor and disrupt the circuit and the components.
• the D.F. Horan U.S. patent No. 4,296,340 shows a noise protection circuit for a MOSFET transistor, wherein depletion mode transistors shunt the gates of MOSFET transistors to ground during circuit power up conditions.
• the Horan circuit does not, however, provide protection from noise when no control signals appear at the gate of the MOSFET transistor for a given time period.
• a circuit in accordance with the invention provides improved noise immunity for a first transistor including power terminals and a gate, the power terminals being connected to a power supply and to a load, and the gate being connected to receive control pulses from a pulse source for turning the first transistor on and off.
• a second transistor has power terminals connected across the gate and one power terminal of the first transistor, and a gate connected to a varying voltage circuit.
• This varying voltage circuit provides a voltage on the gate of the second transistor which varies in proportion to the spacing between the control pulses and turns on the second transistor when the spacing is greater than a preset value.
• the pulse source charges the varying voltage circuit during normal operation and the charge turns off the second transistor.
• the varying voltage circuit changes to the level where the second transistor turns on and shunts the first transistor, thereby preventing the first transistor from being turned on by noise signals.
• the drawing shows two transistor drive circuits 8 and 9 which are identical, and only the circuit 8 is described in detail.
• the circuit 8 is connected to a power transistor 10 which is an insulated gate type of power transistor, including collector and emitter ter - inals 11 and 12 and a gate 13.
• the emitter terminal 12 is connected to a load 14, and the collector 11 is con ⁇ nected to a positive load bus 16.
• the transistor 10 forms part of an inverter, e.g., with transistor 50 and its transistor drive circuit 9.
• diode 51 is connected across transistor 50.
• a conventional snubber circuit 20 is preferably also connected across the terminals 11 and 12,and snubber circuit 52 is connected across transistor 50 respectively.
• the emitter of the transistor 50 is connected to a negative load bus 17.
• the gate 13 of the transistor 10 receives control pulses (one of which is indicated by the numeral 37) from the circuit 8 and an AC coupled pulse source 26 which may have a conventional design.
• the pulse source 26 may form part of a pulse width modulator (PWM) circuit.
• PWM pulse width modulator
• the output of the source 26 is connected across the primary winding 27 of a saturating transform ⁇ er 28 which has two secondary windings 29 and 30.
• the secondary winding 29 is connected across upper and lower conductors 32 and 33.
• a MOSFET 34 has its drain and source connected in the conductor 32, and another MOSFET 35 has its drain and source connected in the conductor 33.
• the drain of the MOSFET 34 is connected to the gate 13 of the transistor 10, and the drain of the MOSFET 35 is connected to the emitter terminal 12 of the drive transistor 10.
• the sources of the two MOSFETS 34 and 35 are connected across the winding 29.
• the gate of the MOSFET 34 is connected to the conductor 33 and the gate of the MOSFET 35 is connected to the other conductor 32.
• the pulse source 26 supplies a square wave pulse 37
• the leading or rising edge of the pulse 37 produces a positive going sharp pulse on the upper conductor 32.
• This positive pulse results in current flow through the body diode 34a of MOSFET 34 to the gate 13 of the transistor 10, and charges the gate capacit ⁇ ance and a capacitor 38 connected in parallel with it and turns the transistor 10 on.
• the positive voltage on the conductor 32 also appears on the gate of the MOSFET 35 and turns it on, thereby providing for a return current flow path from the emitter of transistor 10 through the lower conductor 33.
• transformer 28 After time t which is much shorter than the time duration of the pulse 37, transformer 28 saturates, causing the voltage between terminals 32 and 29 to collapse to zero.
• FET 35 is turned off and the gate capacitance of transistor 10 and the parallel capacitor 38 retain their charge, thus keying transistor 10 in conduction.
• transformer 28 unsaturates and a negative going pulse appears on the conductor 33 and current flows in the opposite direction through the body diode 35a of the MOSFET 35 and dischar ⁇ ges the gate 13 capacitance and the capacitor 38, there ⁇ by turning off the transistor 10.
• This negative voltage also appears on the gate of the MOSFET 34 and turns it on, thereby providing for a return current flow path through the upper conductor 32.
• transformer 28 again saturates, thus retaining the negative charge on the gate of transistor 10 and the parallel capacitor 38, thus keeping transistor 10 off.
• the transistor 10. When the gate capacitance of the transistor 10 is charged, as described above, the transistor 10. is turned on and current flows from the positive bus 16 to the load 14. The gate capacitance of the transistor 10 is discharged at the trailing edge of the pulse 37, and the transistor 10 is turned off. As the gate 13 of the transistor 10 is switched between positive and negative voltages, a bidirectional voltage clamp 39 connected in parallel with the gate capacitance prevents the voltage from exceeding a maximum positive or negative voltage.
• the transformer 28 has another secondary winding 30 which is connected across the input of a full wave rectifier bridge 41.
• the out ⁇ put connections of the bridge 41 are connected across a varying voltage or RC integrator circuit including a capacitor 42 and a resistor 43 which are connected in parallel across the bridge output.
• the resistor 43 is connected across the gate-source terminals of a deple ⁇ tion mode FET 44.
• the source of the FET 44 is also connected to the emitter of the transistor 10 and the drain is connected through a diode 46 and a resistor 47 to the base of the transistor 13.
• a Zener diode 48 is connected in parallel with the gate-source terminals of the FET 44 to limit the voltage.
• each pulse 37 results in negative going pulses on a conductor 49 at the output of the diode bridge 41.
• Each negative pulse on the conductor 49 charges the capacitor 42 and the charge appears on the gate of the FET 44, this negative charge turning off the FET 44.
• the capacitor 42 dis ⁇ charges through the resistor 43 between negative pulses, and the time constant of the RC circuit is set, relative to the length of and the spacing between the pulses 37, such that in normal operation a charge continuously appears on the capacitor 42 which is sufficient to con ⁇ tinuously turn off the FET 44.
• the capacitor 42 discharges to the point where the voltage on the gate of the FET 44 increases and turns on the FET 44.
• the FET 44 forms a shunt across the gate 13 and the emitter 12 of the drive transistor 10, and the transistor 10 is thus prevented from being turned on due to a noise pulse appearing on the power bus 16-17 connected across the transistor 10.
• the circuit provides noise immunity for the transistor 10 during different phases of operation.
• the drive transistor 10 is turned off by a negative pulse from the pulse source 26, a negative voltage on the gate 13 holds the transistor 10 off and prevents the transmission of any noise.
• the RC circuit discharges and the FET 44 is turned on, thereby forming a shunt across the gate-emitter terminals of the transistor 10 which blocks noise sig ⁇ nals.
• the FET 44 is on because no pulses have appeared across the transform ⁇ er 28, the capacitor 42 is not charged, and thus the FET 44 is turned on and also forms a shunt across the transistor 10 during power-up.
• the high voltage bus 16 is at 270 volts DC.
• the gate of the transistor 10 is charged to • +15 volts DC when it is on and to -15 volts DC when it is off.
• the bidirectional voltage clamp 39 prevents the voltage across the transistor 10 from exceeding +15 or -15 volts.
• the conductor 49 connected to the output of the bridge rectifier 41 is at a voltage of -15 volts DC when a pulse appears across the secondary winding 30, and the Zener diode 48 prevents the voltage from exceeding -15 volts.
• the FET 44 is turned off as previously mentioned; if the capacitor 42 discharges through the resistor 43 and reaches a value of approxi ⁇ mately -2 volts DC, the FET 44 is turned on. In normal operation, the capacitor 42 is continuously charged to a value lower than -2 volts DC and the FET 44 is turned off. The FET 44 is turned on only at voltages higher than approximately -2 volts DC.
• the capacitor 42 has a value of .0047 yF; the resistor 43 has a value of 47 K ohms; the resistor 47 has a value of 10 ohms; and the capacitor 38 has a value of .0068 yF.
• the depletion mode FET 44 is on and forms a shunt across the gate of an insulated gate transistor during power-up and is turned on when the circuit is in a state of inactivity for greater than a preset period of time (the time being preset by the time constant of the capacitor 42 and the resistor 43).
• the FET 44 is turned on when the capacitor 42 charge decays to the turn-on value, and the time constant is set to be longer than the length of the pulse 37 and longer than the normal spacing between adjacent pulses; when the FET 44 is turned off it does not affect the normal operation of the drive circuit.

Landscapes

• Electronic Switches (AREA)
• Power Conversion In General (AREA)

Applications Claiming Priority (2)

Publications (1)

Family

ID=23801940

Family Applications (1)

Country Status (2)

Cited By (1)

Families Citing this family (21)

Citations (3)

Family Cites Families (13)

• 1989
  • 1989-12-20 US US07/453,756 patent/US5055722A/en not_active Expired - Fee Related
• 1990
  • 1990-11-08 WO PCT/US1990/006561 patent/WO1991009467A1/en not_active Ceased

Patent Citations (3)

Also Published As

Similar Documents

Legal Events