WO1987002183A1 - Multijunction semiconductor device - Google Patents

Multijunction semiconductor device Download PDF

Info

Publication number
WO1987002183A1
WO1987002183A1 PCT/JP1986/000500 JP8600500W WO8702183A1 WO 1987002183 A1 WO1987002183 A1 WO 1987002183A1 JP 8600500 W JP8600500 W JP 8600500W WO 8702183 A1 WO8702183 A1 WO 8702183A1
Authority
WO
WIPO (PCT)
Prior art keywords
layer
silicide
diffusion
semiconductor
semiconductor device
Prior art date
Application number
PCT/JP1986/000500
Other languages
French (fr)
Inventor
Jun Takada
Minori Yamaguchi
Yoshihisa Tawada
Original Assignee
Kanegafuchi Kagaku Kogyo Kabushiki Kaisha
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kanegafuchi Kagaku Kogyo Kabushiki Kaisha filed Critical Kanegafuchi Kagaku Kogyo Kabushiki Kaisha
Publication of WO1987002183A1 publication Critical patent/WO1987002183A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/075—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PIN type, e.g. amorphous silicon PIN solar cells
    • H01L31/076—Multiple junction or tandem solar cells
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
    • H01L29/861—Diodes
    • H01L29/868—PIN diodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/08—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors
    • H01L31/10—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof in which radiation controls flow of current through the device, e.g. photoresistors characterised by potential barriers, e.g. phototransistors
    • H01L31/101—Devices sensitive to infrared, visible or ultraviolet radiation
    • H01L31/102—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier
    • H01L31/105—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier the potential barrier being of the PIN type
    • H01L31/1055—Devices sensitive to infrared, visible or ultraviolet radiation characterised by only one potential barrier the potential barrier being of the PIN type the devices comprising amorphous materials of Group IV of the Periodic Table
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00—Energy generation through renewable energy sources
    • Y02E10/50—Photovoltaic [PV] energy
    • Y02E10/548—Amorphous silicon PV cells

Definitions

  • the present invention relates to a multijunction semiconductor device.
  • a multijunction semiconductor is those having plurality of pin-junctions and/or pn-junctions.
  • the structure thereof is a multilayered pinpin....structure or a pnpnpn....structure, and a recombination of carriers occurs at the p/n interface.
  • a multijunction semiconductor of an amorphous silicon is used as a solar cell capable of generating a high-voltage, and also is used as a photo-sensor, rectifier, and the like.
  • a multijunction semiconductor has a disadvantage that the Group III atom and/or the Group V atom in p-layer and n-layer, respectively, are diffused to the other layer through a p/n interface, so that a p/n interface does not function well.
  • properties of such devices are deteriorated by heat owing to a thermal diffusion of dopant atoms.
  • the temperature of a surface of solar cell reaches to about 80°C, so that the properties of the solar cell, e.g. a short circuit current, open circuit voltage, fill factor, and the like are remarkably lowered, and as a result, a conversion efficiency of the solar cell is decreased.
  • a thermal diffusion easily takes place in a hydrogenated amorphous semiconductor as compared with that of a single crystalline semiconductor.
  • a fall-down of quality of a multi junction semiconductor also occurs on a surface between a metal eletrode and a semiconductor layer owing to a thermal diffusion of metal to the semiconductor that comes in contact with the electrode, such as disclosed by Takada et al in U.S. Patent Application No. 744,599 and 744,602 respectively filed on June 14, 1985.
  • An object of the present invention is to provide a heat-resistant multijunction semiconductor device capable of reducing a fall-down of quality of a p-layer and a n-layer owing to a thermal diffusion of dopant atoms through a surface of the p/n interface when the multijunction semiconductor device is used at a high temperature.
  • a multijunction semiconductor device which comprises a p-type semiconductor layer, a n-type semiconductor layer, and a diffusion-blocking layer.
  • the thermal diffusion of the Group III dopant atom of the p-layer is blocked by the diffusion-blocking layer which is provided between the n-layer and the p- layer.
  • the thermal diffusion of the group V dopant atom of the n-layer is also blocked by the diffusion-blocking layer.
  • the multijunction semiconductor device of the invention has resistive properties against heat and light.
  • FIG. 1 is a schematic sectional view of the multijunction semiconductor device of the present invention.
  • Fig. 2 is a graph showing the relationship between a normalized efficiency of the solar cell and a heating time.
  • Fig. 3 is a graph of the concentration of boron and chromium after heating in a pn-structure measured from the surface of n-layer;
  • Fig. 4 is a graph showing efficiencies of pin solar cells under an exposure to light.
  • a semiconductor is not particularly limited, and an amorphous semiconductor or an amorphous semiconductor including crystalline plates can be used.
  • Examples of such semiconductors are a-Si:H, a-Si:F:H, a-SiGe:H, a-SiSn:H, a-SiN:H, a-SiGe:F:H, a-SiSn: F:H, a-Si:N:F:H, a-SiC:H, a-SiC:F:H, a-SiO:H, a-SiO:F:H, ⁇ c-Si:H, ⁇ c-Si:H:F, ⁇ c-SiSn:H and the like, wherein aindicates amorphous, ⁇ c- indicates microcrystalline and Si:H indicates hydrogenated silicon with its dangling bonds being terminated with hydrogen atoms.
  • a semiconductor can be doped with dopants to form a p-type or n-type semiconductor, as known to those skilled in the art.
  • a diffusion-blocking layer is provided between a n-type semiconductor layer and a p-type semiconductor layer.
  • the diffusion-blocking layer avoids diffusion of trivalent or pentavalent depant atom into another doped semiconductor, while the atom that constitutes the diffusion-blocking layer does not diffuse to a semiconductor because the atom in the diffusion-blocking layer is combined with silicon atoms to form a stable compound, thus the diffusion-blocking layer is composed of a stable material, namely a chemical compound or alloy which has a high melting point.
  • the atom in the diffusion-blocking layer does not make a harmful influence to the electric properties of the semiconductor, such as dark conduction, photo conduction, activation energy, and the like.
  • the diffusion-blocking layer also functions as a blocking layer of metal atoms which is diffused from an electrode to a semiconductor layer.
  • the diffusion-blocking layer is provided between a semiconductor layer and an electrode.
  • Examples of materials that form the diffusionblocking layer of the invention are silicide-formable metals. Such a metal reacts with silicon atoms in the semiconductor layer, and forms a thin layer of metal silicide, whereby a diffusion of dopant atoms is prevented.
  • a layer of silicide-formable metal includes a thin layer of its silicide on both sides thereof, i.e. on an interface between the layer of silicide-formable metal and a layer of semiconductor.
  • silicide-formable metals are metals of the Groups IA, IIA (excepting Be), IIIB, IVB, VB, VIB, VIIB (excepting Tc) and VIII of the Periodic Table.
  • Specific examples of silicide-formable metals are Sr, Ba, Ti, Zr, Hf, V, Nb, Ta, Cr, Mo, W, Mn, Re, Fe, Ru, Os, Co, Ir, Ni and Pt.
  • a metal of the Group VIB is preferable since the material does not cost and the layer is easily formed on the semiconductor. Especially, chromium or metal alloy containing more than 50 % of chromium is preferable.
  • Other Examples of materials that form the diffusion-blocking layer are suicides of metals of the Groups IA, IIA (excepting Be), IIIB, IVB, VB, VIB, VIIB (excepting Tc) and VIII of the Periodic Table.
  • metal suicides are strontium silicide, barium silicide, titanium silicide, zirconium silicide, hafnium silicide, vanadium silicide, niobium silicide, tantalum silicide, chromium silicide, molybdenum silicide, tungsten silicide, magnanese silicide, rhenium silicide, iron silicide, ruthenium silicide, osmium silicide, cobalt silicide, iridium silicide, nickel silicide, and platinum silicide.
  • a silicide of Group VTB metal of the Periodic Table or a silicide of metal alloy containing more than 50 atomic % of Group VIB metal is preferable, since the material does not cost and the layer is easily formed on the semiconductor.
  • chromium silicide or silicide of metal alloy containing more than 50 atomic % of chromium is preferable.
  • a content of metal in the metal silicide is 1 atomic % to 90 atomic %, preferably 10 atomic % to 90 atomic %.
  • a content of metal is less than 1 atomic %, the thermal diffusion of the dopant atoms cannot be avoided.
  • a content of metal is more than 90 atomic %, light is much absorbed into the layer, and photoelectric properties of the device are reduced.
  • materials of the diffusion-blocking layer are nitrides having a high melting point, such as titanium nitride, and the like.
  • ITO indium tin oxide
  • In 2 O 3 indium oxide
  • SnO 2 tin oxide
  • Such transparent conducting oxide is preferably used for a semiconductor device wherein a light is necessary, e.g. a photovoltaic device.
  • any insulator such as SiO 2 , SiC, SiN, Tio 2 , or the like can form the diffusion-blocking layer so far as the insulator is thin enough to pass carriers through the layer by tunneling.
  • SiO 2 in a thickness of less than 10 ⁇ can be employed.
  • a tunneling takes place as described by M.A. Nicolet in Thin Solid Films, 52, pages 415 to 443 (1978).
  • a semiconductor excluding hydrogen can also be a material of the diffusion-blocking layer for blocking a diffusion of dopant atoms.
  • Matsumura et al decribe in Japanese Journal of Applied Physics, Vol. 22 No. 5, pages 771 to 774 (1983), that a diffusion coefficient of inpurities in a hydrogenated amorphous silicon is much larger than that in a crystalline silicon.
  • a diffusion coefficient in the hydrogenated amorphous silicon is 10 orders as large as that in the crystalline silicon at 300°C.
  • Matsumura et al conclude that the cause of the above large diffusion coefficient is an existence of hydrogen atom contained in the film because the above diffusion coefficient is nearly the same as a diffusion coefficient of a hydrogen atom in a-Si:H. Therefore, a semiconductor which does not include hydrogen atom can be a material of the diffusion-blocking layer of the invention.
  • a plurality of the diffusion-blocking layers of the invention can be provided in a multijunction semiconductor device.
  • a multilayered structure of .../p-layer/diffusion-blocking layer/metal/diffusionblocking layer/n-layer/... can be designed in a multijunction semiconductor device.
  • the diffusion-blocking layer is made of a metal silicide.
  • the metal does not ncessarily form a silicide with silicon to block dopant atoms.
  • the metal can be a transparent conducting oxide for a photovoltaic device, and can be any metal for a device which does not need a light, such as a rectifier.
  • various materials can be employed for the diffusion-blocking layer of the invention.
  • a metal silicide or a silicideformable metal is preferable.
  • a layer of metal silicide or silicide-formable metal can fully block the dopant atoms, and is thin, conductive and light-transparent. Accordingly, it does not spend much cost or time for preparation.
  • an electorde is placed on either or both sides of the semiconductor layer.
  • any metal or alloy is possibly used as far as it is commonly used as a material of a backing electrode.
  • Al, Ag, Au, Cu, brass, Zn, or the like is used as a backing electrode.
  • any metal or alloy having the same physico-chemical properties can be used.
  • a metal which forms silicide is less suitable as the material of the backing electrode since such a metal has a low electric conductivity and low light- reflectivity.
  • a transparent conducting oxide is used for an electrode on the light-incident side.
  • a thickness of the diffusion-blocking layer is in a range of a few ⁇ to 100 ⁇ m.
  • the upper limit of the range is not concerned with electric properties of the device so far as the desired electric conductivity of the layer can be maintained, or the diffusion-blocking layer does not obstruct a recombination of carriers.
  • the upper limit is rather selected from a viewpoint of film-forming period for a device.
  • the upper limit of the thickness of the diffusion-blocking layer is selected from a viewpoint of light-transmission through the layer.
  • the thickness must be determined so that the loss of light is less than 90 % in the diffusionblocking layer.
  • the loss of light is preferably less than 50 %.
  • the loss of light is less than 20 % in a photovoltaic device.
  • the thickness d can be determined from the following relationship:
  • L is a loss (%) of the layer
  • ⁇ is a light- absorption coefficient of the layer. It is a matter of course that the above conduction is not applied to a device which does not need a light.
  • the lower limit is selected so that the layer effectively avoids the diffusion of dopant atoms.
  • a thickness of the diffusion-blocking layer is determined from the following relationship:
  • L is a required life time of the device
  • T is a surrounding temperature
  • D(T) is a diffusion coefficient of a dopant atom in the layer and is given as follows:
  • D(T) Do exp(-Ea/kT) (cm 2 /s) where, Ea is an activation energy.
  • a thickness of the diffusionblocking layer of conductor is above 2 ⁇ .
  • a thickness of the layer of transparent conducting oxide is above 5 A when a light is not necessarily used in a device suce as a diode or when a light does not need to pass through the diffusion-blocking layer in a device such as a switching device, and is 5 ⁇ to 1 ⁇ m when a light is used in a device such as a photovoltaic device.
  • a thickness of the layer of metal silicide containing a metal in a range of 10 to 90 atomic % is 2 to 1000 ⁇ , preferably 5 to 500 ⁇ and most preferably 10 to 200 ⁇ when a light is used m .
  • a thickness of the layer of silicide-formable metal is 10 ⁇ to 100 ⁇ m and preferably 30 ⁇ to 10 ⁇ m.
  • the metal constitutes the diffusionblocking layer having a thickness enough to form a thin layer of metal silicide on both sides thereof, i.e. on an interface between a semiconductor layer and the diffusion-blocking layer.
  • a thickness of the layer of insulator is 2 to 40 ⁇ and preferably 2 to 20 ⁇ .
  • a thickness of the layer of semiconductor such as a-Si, a-Ge, a-SiGe, or the like excluding hydrogen is 5 to 5000 ⁇ .
  • a thickness of the deposited diffusion-blocking layer can be measured by a method of quartz crystal oscillator, or can be decided from an analytical curve obtained by means of SIMS.
  • SIMS method a calibration curve of thickness versus depositing time is obtained by a tally step method before deposition. The thickness is determined and controlled from the calibration curve.
  • a thickness of the layer of silicide-formable metal is determined from an assumption that the content of metal is about 50 atomic % in the layer and the thickness is twice as large as the thickness of a layer of metal alone. Thus, the thickness of the deposited silicideformable metal is about a half of the thickness which is measured by SIMS method.
  • an electric conductivity of the diffusion-blocking layer is more than 10 -8 ( ⁇ .cm) -1 , and can be equal to or more than the electric conductivity of doped p- or n-layer. Even when an electric conductivity of the diffusion-blocking layer is less than 10 -8 ( ⁇ .
  • the electric properties of the device is not affected by an existence of the layer so far as the thickness of the layer is thin and carriers can pass through the layer by tunneling.
  • d d/ ⁇ ⁇ 10 ( ⁇ .cm 2 )
  • ⁇ is an electric conductivity of the layer.
  • the thickness d should be less than 100 A where ⁇ is 10 -7 ( ⁇ .cm) -1 .
  • a process for preparing a multijunction semiconductor device of the present invention is hereinafter explained referring to Fig. 1.
  • a multijunction a-Si:H solar cell is illustrated as a preferred embodiment of the invention.
  • Amorphous p-, i- and n-layer are successively formed on a transparent electrode 2 which is readily provided on a transparent substrate (glass substrate) 1.
  • a material of the diffusion-blocking layer 3 is deposited.
  • silicide-formable metal When a silicide-formable metal is selected as the material, both sputtering method and electron-beamevaporation method can be employed. In the sputtering method, a silicide-formable metal is selected as a target.
  • a layer of metal silicide is formed by depositing a metal silicide compound by means of electronbeam-evaporation or sputtering.
  • a metal silicide compound by means of electronbeam-evaporation or sputtering.
  • another method can also be employed wherein a metal is deposited by the use of a sputtering target and simultaneously silicon is deposited by glow-discharge decomposition.
  • Co-sputtering process can also be employed for deposition of the layer, wherein sputtering of metal and sputtering of silicon are carried out simultaneously.
  • the preparation of metal silicide layer is also performed by depositing only silicide-formable metal on a p-type or a n-type semiconductor layer, and thereon depositing a n-type or a p-type semiconductor, and if necessary, annealing the deposited layer for 0.5 to 4 hours at 80°C to 400°C.
  • the deposited layer can be annealed after providing an electrode on the semiconductor.
  • the annealing process can be excluded provided that the depositing time or the temperature of substrate is suitably controlled during a deposition of silicide-formable metal or a semiconductor on the diffusion-blocking layer.
  • a reaction of the metal with silicon in the semiconductor takes place to form metal silicide.
  • a metal silicide layer of 5 to 300 ⁇ thickness is obtained.
  • a transparent conducting oxide is selected for a depositing member
  • either of an electronbeam-evaporation or sputtering can be employed.
  • Target is made of a material to be deposited on the semiconductor, i.e. In 2 O 3 is selected as a target to form a film of ln 2 O 3
  • SnO 2 is selected as a target to form a film of SnO 2
  • ln 2 O 3 and SnO 2 are both selected as targets to form a film of indium tin oxide (ITO).
  • ITO indium tin oxide
  • a RF reactive sputtering method can be employed wherein titanium is a target in an atmosphere of a mixed gas of nitrogen and argon.
  • a diffusion-blocking layer 3 is formed in a prescribed thickness on the pin-semiconductor. If necessary, the process can be repeated as shown in Fig. 1.
  • the diffusion-blocking layer 4 can be provided so as to block the diffusion of atom in a metal electrode as described in the foregoing.
  • a metal electrode 5 is provided in a prescribed thickness on the last n-layer as a backing electrode.
  • the solar cell of the preferred embodiment is annealed at a temperature of 150° to 400°C for 0.2 to 5 hours so that the di ffusion-blocking layer comes in contact more closely with the a-Si:H semiconductor. In the annealing process , the atom that constitutes the diffision-blocking layer and the silicon atom in a-Si:H layer react on each other.
  • the conversion efficiency under a condition of AM-1, 100 mW/cm 2 is reduced to about 50 % of the initial value after heating it at a temperature of about 200°C for several hours.
  • the multijunction a-Si:H solar cell prepared by the aforementioned process has an advantage that its conversion efficiency is hardly reduced by heating.
  • Table 1 and Table 2 there are shown various types of pin-multijunction semiconductor devices wherein the diffusion-blocking layer of the invention is provided.
  • SUS indicates a steel use stainless of 0.1 mm thick on which polyimide thin film is provided
  • Glass indicates a glass substrate of 2 mm thick.
  • A-Si:H semiconductors are formed by glow-discharge CVD (chemical vapor deposition) method
  • Cr, Al and Ag electrodes are formed by electron-beam evaporation method
  • Sno 2 electrode is formed by sputtering method.
  • BL means a diffusion-blocking layer.
  • Example 1 On the glass substrate of 1 mm thick, the transparent ITO/SnO 2 electrode of 1,000 ⁇ was provided.
  • the amorphous p-layer of 100 ⁇ , l-layer of 400 A and n-layer of 150 A were successively deposited by means of glow-discharge decomposition.
  • the gas wherein diborane the gas wherein diborane
  • PH 3 monosilane
  • SiH4 monosilane
  • the mixed gas of monosilane and hydrogen was used.
  • chromium was deposited in 20 ⁇ by means of electronbeam-evaporation under a pressure of 10 Torr. Then, on the chromium layer, the amorphous pin-layer was again formed in thicknesses of 100 ⁇ for p-layer, 900 ⁇ for ilayer and 150 ⁇ for n-layer. Thereon, the chromium was again deposited on the last n-layer.
  • pin-layer was again formed in thicknesses of 100 ⁇ for p-layer, 5000 ⁇ for i-layer and 150 ⁇ for n-layer.
  • chromium was deposited in 20 ⁇ thick for blocking the diffusion of the atom in the backing electrode, and aluminum was deposited on the chromium layer in 1200 ⁇ as a backing electrode by electron-beam-evaporation, and thereafter the solar cell was annealed for 2 hours at 200°C, thereby assuring a close contact between the chromium layer and the semiconductor layer.
  • the characteristics of the obtained solar cell were measured under an exposure to a solar simulator under a condition of AM-1, 100 mW/cm 2 before and after heating it at 200°C for 5 hours. After heating, the conversion efficiency of the solar cell of Example 1 was 97 % of the initial value of the solar cell before heating. Comparative Example 1 The solar cell was prepared in the same manner as in Example 1 except that the diffusion-blocking layer was not provided at all. The characteristics before and after heating at
  • Examples 2, 3 and Comparative Example 2 An amorphous Si:H solar cell consisting of glass substrate/transparent electrode/pin- semiconductor/ chromium silicide layer/pin- semiconductor/chromium silicide layer/silver electrode was prepared. The thickness of the chromium silicide layer wherein chromium is contained in an amount of about 50 atomic % was 40 ⁇ . Another amorphous Si:H solar cell of the same structure was prepared, while the thickness of the chromium silicide layer was 80 ⁇ . Still another solar cell of amophous Si:H without the diffusion-blocking layer was prepared. The above three solar cells were heated at 230°C for hours. The conversion efficiencies of the three solar cells were measured. The result is plotted in Fig.
  • the line A and the line B indicate a normalized conversion efficiencies of the a-Si:H solar cell having a diffusionblocking layer in 40 ⁇ and 20 A°, respectively, and the line C indicates a normalized conversion efficiency of the a-Si:H solar cell without the diffusion-blocking layer. It is seen that an amorphous Si:H having a chromium silicide layer is heat-resistant, and the reduction of efficiency in the solar cell of 40 ⁇ thickness of chromium silicide layer is less than that of 20 ⁇ thickness.
  • Two amorphous Si:H solar cells consisting of glass substrate/p-layer/n-layer, and glass substrate/ p-layer/CrSi-diffusion blocking layer/n-layer were prepared, respectively.
  • the thickness of the p- and nlayer were 500 ⁇ , respectively. Chromium was deposited in 20 ⁇ and the thickness of CrSi was estimated as 40 ⁇ .
  • the two samples were heated at 230°C for 7 hours.
  • the concentration of boron and chromium were respectively measured by SIMS method wherein sputtering was performed from the surface of the n-layer.
  • Fig. 3 shows the result.
  • the sputtering time relates to the depth of the sample measured from the surface of the n-layer.
  • the time of 0 minute corresponds to a surface of the n-layer.
  • the time of about 200 minutes corresponds to the depth of the location of the p/n interface.
  • Curve D boron was diffused to a depth of the n-layer, while in the sample where the diffusion-blocking layer was provided (curve E), the amount of boron in the n-layer is relatively small.
  • Curve F indicates the concentration of chromium in the semiconductor. It is seen that the concentration of chromium is so much near the p/n interface.
  • Example 5 and Comparative Examples 4 and 5 Three amorphous Si:H solar cells were prepared as in Table 3. The samples were exposed to a light of metal halide lamp of 100 mW/cm 2 available from Toshiba corp., under a trade designation Yoko lamp DR400/ ⁇ . Fig. 4 shows the efficiencies of the samples under an exposure of light. The exposing time was 0 to 100 hours. The sample G in Table 3 did not show a deterioration of efficiency under an exposure of light for 1000 hours (not shown in Fig. 4).
  • a heat-resistant multijunction semiconductor device having a diffusion-blocking layer between p-layer and n-layer of the semiconductor device.
  • the diffusionblocking layer prevents dopant atoms in the p-layer and the n-layer, respectively, from diffusing into the other layer.
  • the characteristics of the semiconductor device of the invention are not lowered even at a high temperature. Therefore, the semiconductor device of the invention is effectively applied to a solar cell which is used at a high temperature.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)
  • Sustainable Energy (AREA)
  • Ceramic Engineering (AREA)
  • Photovoltaic Devices (AREA)
  • Bipolar Transistors (AREA)

Abstract

A heat-resistant multijunction semiconductor device comprising a p-layer, a n-layer and a diffusion-blocking layer (3), the diffusion-blocking layer being provided between the p-layer and the n-layer. The semi-conductor device can reduce the fall-down of quality which is caused by the diffusion of dopant atoms in the p-layer and n-layer, respectively, into the other layer.

Description

Title: MULTIJUNCTION SEMICONDUCTOR DEVICE
Technical Field The present invention relates to a multijunction semiconductor device.
A multijunction semiconductor is those having plurality of pin-junctions and/or pn-junctions. The structure thereof is a multilayered pinpin....structure or a pnpnpn....structure, and a recombination of carriers occurs at the p/n interface. A multijunction semiconductor of an amorphous silicon is used as a solar cell capable of generating a high-voltage, and also is used as a photo-sensor, rectifier, and the like.
Background Art It is considered that properties of such devices are not so deteriorated by light because a thickness of i-layer on the light-incident side can be relatively small as compared with a thickness of that in a singlejunction photoelectric device. However, a multijunction semiconductor has a disadvantage that the Group III atom and/or the Group V atom in p-layer and n-layer, respectively, are diffused to the other layer through a p/n interface, so that a p/n interface does not function well. Thus, properties of such devices are deteriorated by heat owing to a thermal diffusion of dopant atoms. Especially, when an amorphous silicon solar cell is used in the open air, the temperature of a surface of solar cell reaches to about 80°C, so that the properties of the solar cell, e.g. a short circuit current, open circuit voltage, fill factor, and the like are remarkably lowered, and as a result, a conversion efficiency of the solar cell is decreased. This is because a thermal diffusion easily takes place in a hydrogenated amorphous semiconductor as compared with that of a single crystalline semiconductor.
Besides, a fall-down of quality of a multi junction semiconductor also occurs on a surface between a metal eletrode and a semiconductor layer owing to a thermal diffusion of metal to the semiconductor that comes in contact with the electrode, such as disclosed by Takada et al in U.S. Patent Application No. 744,599 and 744,602 respectively filed on June 14, 1985.
An object of the present invention is to provide a heat-resistant multijunction semiconductor device capable of reducing a fall-down of quality of a p-layer and a n-layer owing to a thermal diffusion of dopant atoms through a surface of the p/n interface when the multijunction semiconductor device is used at a high temperature.
This and other objects of the invention will become apparent from the description hereinafter.
Disclosure of Invention
In accordance with the present invention, there is provided a multijunction semiconductor device which comprises a p-type semiconductor layer, a n-type semiconductor layer, and a diffusion-blocking layer.
The thermal diffusion of the Group III dopant atom of the p-layer is blocked by the diffusion-blocking layer which is provided between the n-layer and the p- layer. The thermal diffusion of the group V dopant atom of the n-layer is also blocked by the diffusion-blocking layer. The multijunction semiconductor device of the invention has resistive properties against heat and light.
Brief Description of Drawing Fig. 1 is a schematic sectional view of the multijunction semiconductor device of the present invention; and
Fig. 2 is a graph showing the relationship between a normalized efficiency of the solar cell and a heating time.
Fig. 3 is a graph of the concentration of boron and chromium after heating in a pn-structure measured from the surface of n-layer; and
Fig. 4 is a graph showing efficiencies of pin solar cells under an exposure to light.
Best Mode for Carrying Out the Invention
In a heat-resistant multijunction semiconductor of the present invention, a semiconductor is not particularly limited, and an amorphous semiconductor or an amorphous semiconductor including crystalline plates can be used. Examples of such semiconductors are a-Si:H, a-Si:F:H, a-SiGe:H, a-SiSn:H, a-SiN:H, a-SiGe:F:H, a-SiSn: F:H, a-Si:N:F:H, a-SiC:H, a-SiC:F:H, a-SiO:H, a-SiO:F:H, μc-Si:H, μc-Si:H:F, μc-SiSn:H and the like, wherein aindicates amorphous, μc- indicates microcrystalline and Si:H indicates hydrogenated silicon with its dangling bonds being terminated with hydrogen atoms. A semiconductor can be doped with dopants to form a p-type or n-type semiconductor, as known to those skilled in the art. A diffusion-blocking layer is provided between a n-type semiconductor layer and a p-type semiconductor layer. The diffusion-blocking layer avoids diffusion of trivalent or pentavalent depant atom into another doped semiconductor, while the atom that constitutes the diffusion-blocking layer does not diffuse to a semiconductor because the atom in the diffusion-blocking layer is combined with silicon atoms to form a stable compound, thus the diffusion-blocking layer is composed of a stable material, namely a chemical compound or alloy which has a high melting point. Moreover, the atom in the diffusion-blocking layer does not make a harmful influence to the electric properties of the semiconductor, such as dark conduction, photo conduction, activation energy, and the like. The diffusion-blocking layer also functions as a blocking layer of metal atoms which is diffused from an electrode to a semiconductor layer. For this purpose, the diffusion-blocking layer is provided between a semiconductor layer and an electrode.
Examples of materials that form the diffusionblocking layer of the invention are silicide-formable metals. Such a metal reacts with silicon atoms in the semiconductor layer, and forms a thin layer of metal silicide, whereby a diffusion of dopant atoms is prevented. Thus, a layer of silicide-formable metal includes a thin layer of its silicide on both sides thereof, i.e. on an interface between the layer of silicide-formable metal and a layer of semiconductor.
The silicide-formable metals are metals of the Groups IA, IIA (excepting Be), IIIB, IVB, VB, VIB, VIIB (excepting Tc) and VIII of the Periodic Table. Specific examples of silicide-formable metals are Sr, Ba, Ti, Zr, Hf, V, Nb, Ta, Cr, Mo, W, Mn, Re, Fe, Ru, Os, Co, Ir, Ni and Pt.
A metal of the Group VIB is preferable since the material does not cost and the layer is easily formed on the semiconductor. Especially, chromium or metal alloy containing more than 50 % of chromium is preferable. Other Examples of materials that form the diffusion-blocking layer are suicides of metals of the Groups IA, IIA (excepting Be), IIIB, IVB, VB, VIB, VIIB (excepting Tc) and VIII of the Periodic Table. Specific examples of metal suicides are strontium silicide, barium silicide, titanium silicide, zirconium silicide, hafnium silicide, vanadium silicide, niobium silicide, tantalum silicide, chromium silicide, molybdenum silicide, tungsten silicide, magnanese silicide, rhenium silicide, iron silicide, ruthenium silicide, osmium silicide, cobalt silicide, iridium silicide, nickel silicide, and platinum silicide. Among those suicides, a silicide of Group VTB metal of the Periodic Table or a silicide of metal alloy containing more than 50 atomic % of Group VIB metal is preferable, since the material does not cost and the layer is easily formed on the semiconductor.
Especially, chromium silicide or silicide of metal alloy containing more than 50 atomic % of chromium is preferable. A content of metal in the metal silicide is 1 atomic % to 90 atomic %, preferably 10 atomic % to 90 atomic %. When a content of metal is less than 1 atomic %, the thermal diffusion of the dopant atoms cannot be avoided. When a content of metal is more than 90 atomic %, light is much absorbed into the layer, and photoelectric properties of the device are reduced. Still other Examples of materials of the diffusion-blocking layer are nitrides having a high melting point, such as titanium nitride, and the like. Further still other Examples of materials of the diffusion-blocking layer are oxides having high electric conductivity and light-transparency, such as indium tin oxide (ITO), indium oxide (In2O3), tin oxide (SnO2), cadmium tin oxide (CdxSnOy, x = 0.5 to 2, y = 2 to 4), and the like. Such transparent conducting oxide is preferably used for a semiconductor device wherein a light is necessary, e.g. a photovoltaic device.
In addition to the above examples of materials, any insulator such as SiO2, SiC, SiN, Tio2, or the like can form the diffusion-blocking layer so far as the insulator is thin enough to pass carriers through the layer by tunneling. For example of an insulator, SiO2 in a thickness of less than 10 Å can be employed. When a thickness of SiO2 is less than 10 Å, a tunneling takes place as described by M.A. Nicolet in Thin Solid Films, 52, pages 415 to 443 (1978).
A semiconductor excluding hydrogen can also be a material of the diffusion-blocking layer for blocking a diffusion of dopant atoms. Matsumura et al decribe in Japanese Journal of Applied Physics, Vol. 22 No. 5, pages 771 to 774 (1983), that a diffusion coefficient of inpurities in a hydrogenated amorphous silicon is much larger than that in a crystalline silicon. For example, a diffusion coefficient in the hydrogenated amorphous silicon is 10 orders as large as that in the crystalline silicon at 300°C. Matsumura et al conclude that the cause of the above large diffusion coefficient is an existence of hydrogen atom contained in the film because the above diffusion coefficient is nearly the same as a diffusion coefficient of a hydrogen atom in a-Si:H. Therefore, a semiconductor which does not include hydrogen atom can be a material of the diffusion-blocking layer of the invention.
A plurality of the diffusion-blocking layers of the invention can be provided in a multijunction semiconductor device. For example, a multilayered structure of .../p-layer/diffusion-blocking layer/metal/diffusionblocking layer/n-layer/... can be designed in a multijunction semiconductor device. In the above-structure, the diffusion-blocking layer is made of a metal silicide. The metal does not ncessarily form a silicide with silicon to block dopant atoms. The metal can be a transparent conducting oxide for a photovoltaic device, and can be any metal for a device which does not need a light, such as a rectifier.
As described above, various materials can be employed for the diffusion-blocking layer of the invention. Among them, a metal silicide or a silicideformable metal is preferable. A layer of metal silicide or silicide-formable metal can fully block the dopant atoms, and is thin, conductive and light-transparent. Accordingly, it does not spend much cost or time for preparation.
An electorde is placed on either or both sides of the semiconductor layer. For an electrode, any metal or alloy is possibly used as far as it is commonly used as a material of a backing electrode. For instance, Al, Ag, Au, Cu, brass, Zn, or the like is used as a backing electrode. Except those metals, any metal or alloy having the same physico-chemical properties can be used. However, a metal which forms silicide is less suitable as the material of the backing electrode since such a metal has a low electric conductivity and low light- reflectivity. For an electrode on the light-incident side, a transparent conducting oxide is used.
When a diffusion-blocking layer is applied to a device that does not need a light, e.g. a rectifier, a thickness of the diffusion-blocking layer is in a range of a few Å to 100 μm. The upper limit of the range is not concerned with electric properties of the device so far as the desired electric conductivity of the layer can be maintained, or the diffusion-blocking layer does not obstruct a recombination of carriers. The upper limit is rather selected from a viewpoint of film-forming period for a device. On the other hand, in a photoelectric device, the upper limit of the thickness of the diffusion-blocking layer is selected from a viewpoint of light-transmission through the layer. The thickness must be determined so that the loss of light is less than 90 % in the diffusionblocking layer. The loss of light is preferably less than 50 %. Especially, the loss of light is less than 20 % in a photovoltaic device. For example, the thickness d can be determined from the following relationship:
d ≤ -ln(L/100)/α
where, L is a loss (%) of the layer, and α is a light- absorption coefficient of the layer. It is a matter of course that the above conduction is not applied to a device which does not need a light. The lower limit is selected so that the layer effectively avoids the diffusion of dopant atoms.
From another point of view, a thickness of the diffusion-blocking layer is determined from the following relationship:
Figure imgf000009_0001
where, L is a required life time of the device, T is a surrounding temperature, D(T) is a diffusion coefficient of a dopant atom in the layer and is given as follows:
D(T) = Do exp(-Ea/kT) (cm2/s) where, Ea is an activation energy.
In conclusion, a thickness of the diffusionblocking layer of conductor is above 2 Å. Especially, a thickness of the layer of transparent conducting oxide is above 5 A when a light is not necessarily used in a device suce as a diode or when a light does not need to pass through the diffusion-blocking layer in a device such as a switching device, and is 5 Å to 1 μm when a light is used in a device such as a photovoltaic device. A thickness of the layer of metal silicide containing a metal in a range of 10 to 90 atomic % is 2 to 1000 Å, preferably 5 to 500 Å and most preferably 10 to 200 Å when a light is used m . a device, and i.s above 2 Å when a light is not necessarily used in a device. A thickness of the layer of silicide-formable metal is 10 Å to 100 μm and preferably 30 Å to 10 μm. In the case of silicideformable metal, the metal constitutes the diffusionblocking layer having a thickness enough to form a thin layer of metal silicide on both sides thereof, i.e. on an interface between a semiconductor layer and the diffusion-blocking layer. A thickness of the layer of insulator is 2 to 40 Å and preferably 2 to 20 Å . A thickness of the layer of semiconductor such as a-Si, a-Ge, a-SiGe, or the like excluding hydrogen is 5 to 5000 Å.
A thickness of the deposited diffusion-blocking layer can be measured by a method of quartz crystal oscillator, or can be decided from an analytical curve obtained by means of SIMS. In SIMS method, a calibration curve of thickness versus depositing time is obtained by a tally step method before deposition. The thickness is determined and controlled from the calibration curve. A thickness of the layer of silicide-formable metal is determined from an assumption that the content of metal is about 50 atomic % in the layer and the thickness is twice as large as the thickness of a layer of metal alone. Thus, the thickness of the deposited silicideformable metal is about a half of the thickness which is measured by SIMS method.
Preferably, an electric conductivity of the diffusion-blocking layer is more than 10 -8 (Ω.cm)-1, and can be equal to or more than the electric conductivity of doped p- or n-layer. Even when an electric conductivity of the diffusion-blocking layer is less than 10 -8 ( Ω.
.cm)-1, the electric properties of the device is not affected by an existence of the layer so far as the thickness of the layer is thin and carriers can pass through the layer by tunneling.
The relationship between the thickness of the diffusion-blocking layer and the electric conductivity is as follows:
d/δ ≤ 10 (Ω.cm2) where, d is a thickness of the layer and δ is an electric conductivity of the layer. For example, the thickness d should be less than 100 A where δ is 10-7 (Ω.cm)-1.
A process for preparing a multijunction semiconductor device of the present invention is hereinafter explained referring to Fig. 1. In the following description, a multijunction a-Si:H solar cell is illustrated as a preferred embodiment of the invention. Amorphous p-, i- and n-layer are successively formed on a transparent electrode 2 which is readily provided on a transparent substrate (glass substrate) 1. Thereon a material of the diffusion-blocking layer 3 is deposited.
When a silicide-formable metal is selected as the material, both sputtering method and electron-beamevaporation method can be employed. In the sputtering method, a silicide-formable metal is selected as a target.
In case that a metal silicide is employed as a depositing member, a layer of metal silicide is formed by depositing a metal silicide compound by means of electronbeam-evaporation or sputtering. However, another method can also be employed wherein a metal is deposited by the use of a sputtering target and simultaneously silicon is deposited by glow-discharge decomposition. Co-sputtering process can also be employed for deposition of the layer, wherein sputtering of metal and sputtering of silicon are carried out simultaneously.
The preparation of metal silicide layer is also performed by depositing only silicide-formable metal on a p-type or a n-type semiconductor layer, and thereon depositing a n-type or a p-type semiconductor, and if necessary, annealing the deposited layer for 0.5 to 4 hours at 80°C to 400°C. The deposited layer can be annealed after providing an electrode on the semiconductor. The annealing process can be excluded provided that the depositing time or the temperature of substrate is suitably controlled during a deposition of silicide-formable metal or a semiconductor on the diffusion-blocking layer. A reaction of the metal with silicon in the semiconductor takes place to form metal silicide. In the method, a metal silicide layer of 5 to 300 Å thickness is obtained.
In case that a transparent conducting oxide is selected for a depositing member, either of an electronbeam-evaporation or sputtering can be employed. Target is made of a material to be deposited on the semiconductor, i.e. In2O3 is selected as a target to form a film of ln2O3, SnO2 is selected as a target to form a film of SnO2, and ln2O3 and SnO2 are both selected as targets to form a film of indium tin oxide (ITO).
In case that a titanium nitride is selected for a depositing member, a RF reactive sputtering method can be employed wherein titanium is a target in an atmosphere of a mixed gas of nitrogen and argon.
Under the above-mentioned depositing processes, a diffusion-blocking layer 3 is formed in a prescribed thickness on the pin-semiconductor. If necessary, the process can be repeated as shown in Fig. 1. On the last n-layer, the diffusion-blocking layer 4 can be provided so as to block the diffusion of atom in a metal electrode as described in the foregoing. Thereon a metal electrode 5 is provided in a prescribed thickness on the last n-layer as a backing electrode. Thereafter, the solar cell of the preferred embodiment is annealed at a temperature of 150° to 400°C for 0.2 to 5 hours so that the di ffusion-blocking layer comes in contact more closely with the a-Si:H semiconductor. In the annealing process , the atom that constitutes the diffision-blocking layer and the silicon atom in a-Si:H layer react on each other.
In the conventional multijunction a-Si:H solar cell wherein a diffusion-blocking layer is not provided between the p/n interface, the conversion efficiency under a condition of AM-1, 100 mW/cm2 is reduced to about 50 % of the initial value after heating it at a temperature of about 200°C for several hours. On the other hand, the multijunction a-Si:H solar cell prepared by the aforementioned process has an advantage that its conversion efficiency is hardly reduced by heating. In Table 1 and Table 2, there are shown various types of pin-multijunction semiconductor devices wherein the diffusion-blocking layer of the invention is provided. In Table 1 and Table 2, SUS indicates a steel use stainless of 0.1 mm thick on which polyimide thin film is provided, and Glass indicates a glass substrate of 2 mm thick. A-Si:H semiconductors are formed by glow-discharge CVD (chemical vapor deposition) method, Cr, Al and Ag electrodes are formed by electron-beam evaporation method, and Sno2 electrode is formed by sputtering method. BL means a diffusion-blocking layer.
The pin-multijunction a-Si:H solar cell of the present invention and its preparation are experimentally explained by the following Examples. It is to be understood that the present invention is not limited to Examples, and various changes and modifications may be made in the invention without departing from the spirit and scope thereof.
Figure imgf000014_0001
Figure imgf000015_0001
Figure imgf000016_0001
Figure imgf000017_0001
Example 1 On the glass substrate of 1 mm thick, the transparent ITO/SnO2 electrode of 1,000 Å was provided.
The amorphous p-layer of 100 Å, l-layer of 400 A and n-layer of 150 A were successively deposited by means of glow-discharge decomposition. In the depositing process of p-type semiconductor, the gas wherein diborane
(B2H6) was present in an amount of 0.1 % by mole of monosilane (SiH4) was decomposed at a temperature of 200°C of the substrate and under a pressure of about 1 Torr. The n-layer was decomposed under a gas wherein phosphine
(PH3 ) was present in an amount of 0.2 % by mole of monosilane (SiH4). For depositing i-layer, the mixed gas of monosilane and hydrogen was used. On the pin-layer formed by the above-process, chromium was deposited in 20 Å by means of electronbeam-evaporation under a pressure of 10 Torr. Then, on the chromium layer, the amorphous pin-layer was again formed in thicknesses of 100 Å for p-layer, 900 Å for ilayer and 150 Å for n-layer. Thereon, the chromium was again deposited on the last n-layer. Then, pin-layer was again formed in thicknesses of 100 Å for p-layer, 5000 Å for i-layer and 150 Å for n-layer. Thereon chromium was deposited in 20 Å thick for blocking the diffusion of the atom in the backing electrode, and aluminum was deposited on the chromium layer in 1200 Å as a backing electrode by electron-beam-evaporation, and thereafter the solar cell was annealed for 2 hours at 200°C, thereby assuring a close contact between the chromium layer and the semiconductor layer.
The characteristics of the obtained solar cell were measured under an exposure to a solar simulator under a condition of AM-1, 100 mW/cm2 before and after heating it at 200°C for 5 hours. After heating, the conversion efficiency of the solar cell of Example 1 was 97 % of the initial value of the solar cell before heating. Comparative Example 1 The solar cell was prepared in the same manner as in Example 1 except that the diffusion-blocking layer was not provided at all. The characteristics before and after heating at
200°C for 5 hours were measured. After heating, the conversion efficiency of the solar cell in Comparative Example 1 was 47 % of the initial value of the solar cell before heating.
Examples 2, 3 and Comparative Example 2 An amorphous Si:H solar cell consisting of glass substrate/transparent electrode/pin- semiconductor/ chromium silicide layer/pin- semiconductor/chromium silicide layer/silver electrode was prepared. The thickness of the chromium silicide layer wherein chromium is contained in an amount of about 50 atomic % was 40 Å. Another amorphous Si:H solar cell of the same structure was prepared, while the thickness of the chromium silicide layer was 80 Å. Still another solar cell of amophous Si:H without the diffusion-blocking layer was prepared. The above three solar cells were heated at 230°C for hours. The conversion efficiencies of the three solar cells were measured. The result is plotted in Fig. 2 versus heating time (hours). In Fig. 2, the line A and the line B indicate a normalized conversion efficiencies of the a-Si:H solar cell having a diffusionblocking layer in 40 Å and 20 A°, respectively, and the line C indicates a normalized conversion efficiency of the a-Si:H solar cell without the diffusion-blocking layer. It is seen that an amorphous Si:H having a chromium silicide layer is heat-resistant, and the reduction of efficiency in the solar cell of 40 Å thickness of chromium silicide layer is less than that of 20 Å thickness.
Examples 4 and Comparative Example 3
Two amorphous Si:H solar cells consisting of glass substrate/p-layer/n-layer, and glass substrate/ p-layer/CrSi-diffusion blocking layer/n-layer were prepared, respectively. The thickness of the p- and nlayer were 500 Å, respectively. Chromium was deposited in 20 Å and the thickness of CrSi was estimated as 40 Å. The two samples were heated at 230°C for 7 hours. The concentration of boron and chromium were respectively measured by SIMS method wherein sputtering was performed from the surface of the n-layer. Fig. 3 shows the result. The sputtering time relates to the depth of the sample measured from the surface of the n-layer. The time of 0 minute corresponds to a surface of the n-layer. The time of about 200 minutes corresponds to the depth of the location of the p/n interface. In the sample where the diffusion-blocking layer was not provided (curve D), boron was diffused to a depth of the n-layer, while in the sample where the diffusion-blocking layer was provided (curve E), the amount of boron in the n-layer is relatively small. Curve F indicates the concentration of chromium in the semiconductor. It is seen that the concentration of chromium is so much near the p/n interface.
Example 5 and Comparative Examples 4 and 5 Three amorphous Si:H solar cells were prepared as in Table 3. The samples were exposed to a light of metal halide lamp of 100 mW/cm2 available from Toshiba corp., under a trade designation Yoko lamp DR400/τ
Figure imgf000020_0001
. Fig. 4 shows the efficiencies of the samples under an exposure of light. The exposing time was 0 to 100 hours. The sample G in Table 3 did not show a deterioration of efficiency under an exposure of light for 1000 hours (not shown in Fig. 4).
According to the present invention, there is provided a heat-resistant multijunction semiconductor device having a diffusion-blocking layer between p-layer and n-layer of the semiconductor device. The diffusionblocking layer prevents dopant atoms in the p-layer and the n-layer, respectively, from diffusing into the other layer. The characteristics of the semiconductor device of the invention are not lowered even at a high temperature. Therefore, the semiconductor device of the invention is effectively applied to a solar cell which is used at a high temperature.
Figure imgf000022_0001

Claims

1. A multijunction semiconductor device comprising a p-type semiconductor layer, a n-type semiconductor layer and a diffusion-blocking layer, said diffusion-blocking layer being provided between the player and the n-layer.
2. The semiconductor device of Claim 1, wherein the diffusion-blocking layer is a layer of conductor.
3. The semiconductor device of Claim 1, wherein the diffusion-blocking layer is a layer of insulator.
4. The semiconductor device of Claim 1, wherein the diffusion-blocking layer consists of at least one layer selected from the group consisting of a layer of nitride, a layer of transparent conducting oxide, a layer of metal silicide, a layer of silicide-formable metal or a layer of semiconductor excluding hydrogen.
5. The semiconductor device of Claim 1, wherein the diffusion-blocking layer is a layer including a layer of silicide.
6. The semiconductor device of Claim 1, wherein the semiconductor layer is made of Si, Ge, SiGe or an alloy containing Si and/or Ge.
7. The semiconductor device of Claim 1, wherein at least one of the semiconductor layer is made of a hydrogenated amorphous semiconductor.
8. The semiconductor device of Claim 4, wherein the layer of nitride is a layer of titanium nitride.
9. The semiconductor device of Claim 4, wherein the layer of transparent conducting oxide is a layer of indium tin oxide, tin oxide, indium oxide, or cadmium tin oxide.
10. The semiconductor device of Claim 4, wherein the layer of transparent conducting oxide is a layer of tin oxide or a compound of tin oxide and indium tin oxide.
11. The semiconductor device of Claim 4, wherein the layer of metal silicide is a layer of chromium silicide, nickel silicide, niobium silicide, molybdenum silicide, palladium silicide, tatalum silicide, tungsten silicide, iridium silicide or platinum silicide.
12. The semiconductor device of Claim 4, wherein the layer of silicide-formable metal is a layer of chromium, nickel, niobium, molybdenum, palladium, tantalum, tungsten, iridium or platinum.
13. The semiconductor device of Claim 5, wherein the diffusion-blocking layer is a silicideformable metal, layer including a layer of silicide, said layer of silicide being formed on the interface between the diffision-blocking layer and the semiconductor layer.
14. The semiconductor device of Claim 5, wherein the diffucion-blocking layer is a metal layer including a layer of silicide, said metal being a metal which does not form a silicide with silicon, and said layer of silicide being formed on the interface between the diffusion-blocking layer and the semiconductor layer.
15. A multijunction semiconductor device comprising a p-layer, a n-layer, a diffusion-blocking layer and an electrode; said diffusion-blocking layer being provided between the p-layer and the n-layer, and said electrode being provided on the semiconductor layer.
16. The semiconductor device of Claim 15, wherein the diffusion-blockig layer is also provided between the semiconductor layer and the electrode.
PCT/JP1986/000500 1985-09-30 1986-09-30 Multijunction semiconductor device WO1987002183A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US78157785A 1985-09-30 1985-09-30
US781,577 1985-09-30

Publications (1)

Publication Number Publication Date
WO1987002183A1 true WO1987002183A1 (en) 1987-04-09

Family

ID=25123215

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP1986/000500 WO1987002183A1 (en) 1985-09-30 1986-09-30 Multijunction semiconductor device

Country Status (2)

Country Link
JP (1) JPS63503103A (en)
WO (1) WO1987002183A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005088734A1 (en) * 2004-03-17 2005-09-22 Kaneka Corp Thin film photoelectric converter
WO2013030531A1 (en) * 2011-08-29 2013-03-07 Iqe Plc. Photovoltaic device
GB2484455B (en) * 2010-09-30 2015-04-01 Univ Bolton Photovoltaic cells

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19990064007A (en) * 1995-10-03 1999-07-26 세야 히로미치 Optical head device and manufacturing method thereof
JPWO2006006359A1 (en) * 2004-07-13 2008-04-24 株式会社カネカ Thin film photoelectric converter

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4272641A (en) * 1979-04-19 1981-06-09 Rca Corporation Tandem junction amorphous silicon solar cells
US4536607A (en) * 1984-03-01 1985-08-20 Wiesmann Harold J Photovoltaic tandem cell
FR2559959A1 (en) * 1984-02-21 1985-08-23 Thomson Csf Microwave diode with external connections taken by means of beams and its method of production.
EP0177864A2 (en) * 1984-10-11 1986-04-16 Kanegafuchi Kagaku Kogyo Kabushiki Kaisha Multijunction semiconductor device

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP60041878B2 (en) * 1979-02-14 1985-09-19 Sharp Kk Thin film solar cell
JPS55111180A (en) * 1979-02-19 1980-08-27 Sharp Corp Thin-film solar battery of high output voltage
JPS5661173A (en) * 1979-10-24 1981-05-26 Fuji Electric Co Ltd Amorphous semiconductor photovoltaic cell
JPS57103370A (en) * 1980-12-19 1982-06-26 Agency Of Ind Science & Technol Amorphous semiconductor solar cell
JPS58101469A (en) * 1981-12-11 1983-06-16 Seiko Epson Corp Thin film solar battery
DE3242831A1 (en) * 1982-11-19 1984-05-24 Siemens AG, 1000 Berlin und 8000 München AMORPHOUS SILICON SOLAR CELL AND METHOD FOR THEIR PRODUCTION
JPS60211987A (en) * 1984-04-06 1985-10-24 Hitachi Ltd Multiplayered silicon solar battery
JPS61196583A (en) * 1985-02-25 1986-08-30 Sharp Corp Photovoltaic device
JPS6229180A (en) * 1985-07-30 1987-02-07 Sanyo Electric Co Ltd Photovoltaic element

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4272641A (en) * 1979-04-19 1981-06-09 Rca Corporation Tandem junction amorphous silicon solar cells
FR2559959A1 (en) * 1984-02-21 1985-08-23 Thomson Csf Microwave diode with external connections taken by means of beams and its method of production.
US4536607A (en) * 1984-03-01 1985-08-20 Wiesmann Harold J Photovoltaic tandem cell
EP0177864A2 (en) * 1984-10-11 1986-04-16 Kanegafuchi Kagaku Kogyo Kabushiki Kaisha Multijunction semiconductor device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005088734A1 (en) * 2004-03-17 2005-09-22 Kaneka Corp Thin film photoelectric converter
GB2484455B (en) * 2010-09-30 2015-04-01 Univ Bolton Photovoltaic cells
WO2013030531A1 (en) * 2011-08-29 2013-03-07 Iqe Plc. Photovoltaic device
CN103875079A (en) * 2011-08-29 2014-06-18 Iqe公司 Photovoltaic device
US10367107B2 (en) 2011-08-29 2019-07-30 Iqe Plc Multijunction photovoltaic device having an Si barrier between cells

Also Published As

Publication number Publication date
JPS63503103A (en) 1988-11-10

Similar Documents

Publication Publication Date Title
US4907052A (en) Semiconductor tandem solar cells with metal silicide barrier
EP0165570B1 (en) Heat-resistant thin film photoelectric converter
US4213798A (en) Tellurium schottky barrier contact for amorphous silicon solar cells
US5279679A (en) Multi-layered photovoltaic element having at least three unit cells
US4064521A (en) Semiconductor device having a body of amorphous silicon
US5420043A (en) Method of manufacturing a solar cell
US4196438A (en) Article and device having an amorphous silicon containing a halogen and method of fabrication
US4459163A (en) Amorphous semiconductor method
EP0060363B1 (en) Method of manufacture of a pin amorphous silicon semi-conductor device
GB2124826A (en) Amorphous semiconductor materials
US5352300A (en) Solar cell
EP0139487A1 (en) A method for sputtering a pin or nip amorphous silicon semi-conductor device having partially crystallised P and N-layers
US4398054A (en) Compensated amorphous silicon solar cell incorporating an insulating layer
US4396793A (en) Compensated amorphous silicon solar cell
EP0500067A2 (en) Photovoltaic device with layer region containing germanium therein
IE52209B1 (en) Multiple cell photoresponsive amorphous alloys and devices
US4508609A (en) Method for sputtering a PIN microcrystalline/amorphous silicon semiconductor device with the P and N-layers sputtered from boron and phosphorous heavily doped targets
EP0311690A1 (en) Integrated solar battery and method of producing the same
WO1982003069A1 (en) Amorphous semiconductor method and devices
US4665278A (en) Heat-resistant photoelectric converter
WO1987002183A1 (en) Multijunction semiconductor device
JPH02111080A (en) Amorphous thin-film solar cell
JP2908617B2 (en) Solar cell
CA1213375A (en) Semiconductor device having a body of amorphous silicon
JP3046644B2 (en) Method for manufacturing photovoltaic element

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): JP