USRE49954E1 - Fabrication of nano-sheet transistors with different threshold voltages - Google Patents

Fabrication of nano-sheet transistors with different threshold voltages Download PDF

Info

Publication number
USRE49954E1
USRE49954E1 US17/338,459 US202117338459A USRE49954E US RE49954 E1 USRE49954 E1 US RE49954E1 US 202117338459 A US202117338459 A US 202117338459A US RE49954 E USRE49954 E US RE49954E
Authority
US
United States
Prior art keywords
nano
cut
stack
layers
sheet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US17/338,459
Inventor
Karthik Balakrishnan
Kangguo Cheng
Pouya Hashemi
Alexander Reznicek
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Adeia Semiconductor Solutions LLC
Original Assignee
Tessera LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tessera LLC filed Critical Tessera LLC
Priority to US17/338,459 priority Critical patent/USRE49954E1/en
Assigned to TESSERA LLC reassignment TESSERA LLC CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: TESSERA, INC.
Assigned to TESSERA, INC. reassignment TESSERA, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTERNATIONAL BUSINESS MACHINES CORPORATION
Assigned to INTERNATIONAL BUSINESS MACHINES CORPORATION reassignment INTERNATIONAL BUSINESS MACHINES CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BALAKRISHNAN, KARTHIK, REZNICEK, ALEXANDER, CHENG, KANGGUO, HASHEMI, POUYA
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ADEIA GUIDES INC., ADEIA MEDIA HOLDINGS LLC, ADEIA MEDIA SOLUTIONS INC., ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC., ADEIA SEMICONDUCTOR SOLUTIONS LLC, ADEIA SEMICONDUCTOR TECHNOLOGIES LLC
Application granted granted Critical
Publication of USRE49954E1 publication Critical patent/USRE49954E1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
    • H01L29/0669—Nanowires or nanotubes
    • H01L29/0673—Nanowires or nanotubes oriented parallel to a substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02603—Nanowires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823807—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • H01L21/845—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body including field-effect transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0665—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
    • H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4983—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET with a lateral structure, e.g. a Polysilicon gate with a lateral doping variation or with a lateral composition variation or characterised by the sidewalls being composed of conductive, resistive or dielectric material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66439—Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/775—Field effect transistors with one dimensional charge carrier gas channel, e.g. quantum wire FET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Definitions

  • the present invention generally relates to the fabrication of two or more nano-sheet transistors on the same substrate having different threshold voltages, and more particularly to forming different sized recesses to provide nano-sheet channels having different gate lengths.
  • a Field Effect Transistor typically has a source, a channel, and a drain, where current flows from the source to the drain, and a gate that controls the flow of current through the channel.
  • Field Effect Transistors can have a variety of different structures, for example, FETs have been fabricated with the source, channel, and drain formed in the substrate material itself, where the current flows horizontally (i.e., in the plane of the substrate), and finFETs have been formed with the channel extending outward from the substrate, but where the current also flows horizontally from a source to a drain.
  • the channel for the finFET can be an upright slab of thin rectangular Si, commonly referred to as the fin with a gate on the fin, as compared to a MOSFET with a single gate in the plane of the substrate.
  • an n-FET or a p-FET can be formed.
  • FETs can include a metal-oxide-semiconductor field effect transistor (MOSFET) and an insulated-gate field-effect transistor (IGFET). Two FETs also can be coupled to form a complementary metal oxide semiconductor (CMOS), where a p-channel MOSFET and n-channel MOSFET are coupled together.
  • MOSFET metal-oxide-semiconductor field effect transistor
  • IGFET insulated-gate field-effect transistor
  • a method of forming two or more nano-sheet devices with varying electrical gate lengths includes forming at least two cut-stacks including a plurality of sacrificial release layers and at least one alternating nano-sheet channel layer on a substrate.
  • the method further includes removing a portion of the plurality of sacrificial release layers to form indentations having an indentation depth in the plurality of sacrificial release layers.
  • the method further includes removing a portion of the at least one alternating nano-sheet channel layer to form a recess having a recess depth in the at least one alternating nano-sheet channel layers, where the recess depth is greater than the indentation depth.
  • a method of forming two or more nano-sheet devices with varying electrical gate lengths includes forming a channel stack including a plurality of sacrificial release layers and at least one alternating nano-sheet channel layer on a substrate.
  • the method further includes forming two or more dummy gates including a dummy gate fill and a side spacer on the channel stack.
  • the method further includes removing exposed portions of the channel stack not covered by the two or more dummy gates to form two or more cut-stacks.
  • the method further includes removing a portion of the plurality of sacrificial release layers to form indentations having an indentation depth in the plurality of sacrificial release layers.
  • the method further includes forming an indentation fill layer in the indentations.
  • the method further includes forming a mask on at least one of the two or more cut-stacks.
  • the method further includes removing a portion of the at least one alternating nano-sheet channel layer to form a recess in the unmasked cut-stacks.
  • a pair of adjacent nano-sheet devices on the same substrate includes a first nano-sheet device including, two source/drain regions on a substrate, where the two source/drain regions are separated by a distance, at least one nano-sheet channel layer having a length spanning the distance between the two source/drain regions, and a gate structure on the at least one nano-sheet channel layer having a physical gate length.
  • the pair of adjacent nano-sheet devices includes a second nano-sheet device including, two source/drain regions on a substrate, where the two source/drain regions are separated by a distance, at least one nano-sheet channel layer having a length spanning the distance between the two source/drain regions, and a gate structure on the at least one nano-sheet channel layer having a physical gate length.
  • the physical gate length of the first nano-sheet device is the same as the physical gate length of the second nano-sheet device, and the length of the at least one nano-sheet channel layer of the first nano-sheet device is different than the length of the at least one nano-sheet channel layer of the second nano-sheet device.
  • FIG. 1 is a cross-sectional isometric view showing a plurality of nano-sheet layers separated by sacrificial release layers on an insulating layer of a substrate, in accordance with an embodiment of the present invention
  • FIG. 2 is a cross-sectional isometric view showing a plurality of patterned nano-sheet channel layers and sacrificial release layers on an insulating layer of a substrate, in accordance with an embodiment of the present invention
  • FIG. 3 is a cross-sectional side view showing a patterned channel stack including nano-sheet channel layers and sacrificial release layers on an insulating layer of a substrate, in accordance with an embodiment of the present invention
  • FIG. 4 is a cross-sectional side view showing two dummy gates with side spacers on a patterned channel stack of nano-sheet channel layers and sacrificial release layers, in accordance with an embodiment of the present invention
  • FIG. 5 is a cross-sectional side view showing a dummy gate on each of two cut-stacks of nano-sheet channel layers and sacrifical release layers, in accordance with an embodiment of the present invention
  • FIG. 6 is a cross-sectional side view showing indentations formed by removal of a portion of each sacrificial release layer in a cut-stack, in accordance with an embodiment of the present invention
  • FIG. 7 is a cross-sectional side view showing enlarged indentations formed by removal of an additional portion of each sacrificial release layer of an unmasked cut-stack, in accordance with an embodiment of the present invention
  • FIG. 8 is a cross-sectional side view showing indentation fill layers formed in the different sized indentations of each cut-stack, in accordance with an embodiment of the present invention.
  • FIG. 9 is a cross-sectional side view showing a masked cut stack and an unmasked cut-stack, in accordance with an embodiment of the present invention.
  • FIG. 10 is a cross-sectional side view showing recesses formed by removal of a portion of each nano-sheet channel layer of an unmasked cut-stack, in accordance with an embodiment of the present invention
  • FIG. 11 is a cross-sectional side view of an unmasked cut-stack with recessed nano-sheet channel layers and an unmasked cut-stack without recessed nano-sheet channel layers, in accordance with an embodiment of the present invention
  • FIG. 12 is a cross-sectional side view of two cut-stacks having different sized recesses formed in the nano-sheet channel layers, in accordance with an embodiment of the present invention.
  • FIG. 13 is a cross-sectional side view of source/drain regions formed on the nano-sheet channel layers on either side of each of the two cut-stacks, in accordance with an embodiment of the present invention
  • FIG. 14 is a cross-sectional side view of an interlayer dielectric (ILD) formed on the two cut-stacks and dummy gates, in accordance with an embodiment of the present invention
  • FIG. 15 is a cross-sectional side view of an interlayer dielectric on the two cut-stacks after removal of the dummy gate fill, in accordance with an embodiment of the present invention.
  • FIG. 16 is a cut-away isometric view of the long axis of the patterned nano-sheet device after removing the dummy gate fill from within the side spacer, in accordance with an embodiment of the present invention
  • FIG. 17 is a cross-sectional side view of a plurality of freed nano-sheet channel layers after removal of the intervening sacrificial release layers in the two cut-stacks, in accordance with an embodiment of the present invention
  • FIG. 18 is a cross-sectional side view of a gate dielectric layer on the exposed surfaces of the nano-sheets and side spacers, in accordance with an embodiment of the present invention.
  • FIG. 19 is a cross-sectional side view of a gate structure on the nano-sheets of each of the cut-stacks, in accordance with an embodiment of the present invention.
  • Principles and embodiments of the present invention relate to fabricating a plurality of transistor devices utilizing nano-sheets for the channel of the devices, where the nano-sheets have different lengths.
  • the electrical gate length, L Ge , of the different devices can be varied by using a sequence of etching steps to modify the nano-sheet lengths.
  • the different gate lengths can provide different threshold voltages, V T .
  • Principles and embodiments of the present invention also relate to forming nano-sheet transistor devices having different threshold voltages adjacent to each other on the same substrate by controlling the number of etching steps each transistor device undergoes during fabrication. Multiple timed etches can be used to remove predetermined amounts of each exposed nano-sheet channel layer to produce a cut-stack with a predetermined electrical gate length and threshold voltage, while neighboring nano-sheet transistor devices are masked during the etching steps.
  • Principles and embodiments of the present invention also relate to forming a plurality of nano-sheet devices having nano-sheets initially with the same dimensions, and selectively removing predetermined portions of the nano-sheets to produce nano-sheet devices having different nano-sheet channel layers with different final dimensions.
  • Principles and embodiments of the present invention relate to controlling threshold voltages of nano-sheet devices without using channel doping.
  • Exemplary applications/uses to which the present invention can be applied include, but are not limited to: transistors for complementary metal-oxide-semiconductor (CMOS) devices, logic devices (e.g., NAND gates, NOR gates, XOR gates, etc.), memory devices (e.g., DRAM, SRAM, flip-flops, etc.), etc.
  • CMOS complementary metal-oxide-semiconductor
  • logic devices e.g., NAND gates, NOR gates, XOR gates, etc.
  • memory devices e.g., DRAM, SRAM, flip-flops, etc.
  • the materials and layers can be deposited by physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), or any of the various modifications thereof, for example, plasma-enhanced chemical vapor deposition (PECVD), metal-organic chemical vapor deposition (MOCVD), low pressure chemical vapor deposition (LPCVD), electron-beam physical vapor deposition (EB-PVD), and plasma-enhanced atomic layer deposition (PEALD).
  • PECVD plasma-enhanced chemical vapor deposition
  • MOCVD metal-organic chemical vapor deposition
  • LPCVD low pressure chemical vapor deposition
  • EB-PVD electron-beam physical vapor deposition
  • PEALD plasma-enhanced atomic layer deposition
  • the depositions can be epitaxial processes, and the deposited material can be crystalline.
  • formation of a layer may be by one or more deposition processes, where, for example, a conformal layer can be formed by a first process (e.g., ALD, PEALD, etc.) and a fill can be formed by a second process (e.g., CVD, electrodeposition, PVD, etc.).
  • a first process e.g., ALD, PEALD, etc.
  • a second process e.g., CVD, electrodeposition, PVD, etc.
  • Source/drain projections, layers, regions, etc. is intended to indicate that the particular device feature can be implemented as a source or a drain except as expressly indicated otherwise.
  • the role of source and drain for an active device can in some instances be reversed, so a previously indicated drain may instead be a source and vice versa.
  • Reference to a source/drain is, therefore, intended to encompass the broadest reasonable scope of the term.
  • FIG. 1 a cross-sectional isometric view of a plurality of nano-sheet layers separated by sacrificial release layers on an insulating layer of a substrate is shown, in accordance with an embodiment of the present invention.
  • a substrate 110 can be a semiconductor or an insulator with an active surface semiconductor layer (ASL).
  • the substrate can be crystalline, semi-crystalline, microcrystalline, or amorphous.
  • the substrate can be essentially (i.e., except for contaminants) a single element (e.g., silicon), primarily (i.e., with doping) of a single element, for example, silicon (Si) or germanium (Ge), or the substrate can include a compound, for example, Al 2 O 3 , SiO 2 , GaAs, SiC, or SiGe.
  • the substrate can have multiple material layers, for example, a semiconductor-on-insulator substrate (SeOI), a silicon-on-insulator substrate (SOI), germanium-on-insulator substrate (GeOI), or silicon-germanium-on-insulator substrate (SGOI), where an active surface semiconductor layer of the substrate 110 can be on a substrate insulator layer 120 (e.g., buried oxide layer (BOX)).
  • the substrate 110 can also have other layers forming the substrate, including high-k oxides and/or nitrides.
  • a substrate insulator layer 120 (e.g., BOX layer) can be formed on at least a portion of a substrate 110 .
  • An active surface semiconductor layer can be on the BOX layer.
  • the active surface semiconductor layer can be on the buried oxide (BOX) layer, which physically separates and electrically insulates the active surface layer from a mechanically supporting portion of the substrate 110 .
  • BOX buried oxide
  • the substrate may be a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) wafer, or have a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) active surface layer.
  • the substrate 110 can be a silicon wafer.
  • a plurality of sacrificial release layers 130 can be formed with one or more alternating nano-sheet channel layers 140 on a substrate 110 , where the substrate 110 can be a semiconductor-on-insulator (SeOI) substrate with either a sacrificial release layer 130 or a nano-sheet channel layer 140 forming the active surface semiconductor layer directly on the substrate insulator layer 120 .
  • the plurality of sacrificial release layers 130 and at least one alternating nano-sheet channel layer(s) 140 can form a stack on the substrate 110 .
  • N sacrificial release layers 130 and N ⁇ 1 nano-sheet channel layers 140 there can be N sacrificial release layers 130 and N ⁇ 1 nano-sheet channel layers 140 , where a sacrificial release layer can be between the substrate 110 and a nano-sheet channel layer 140 , and a sacrificial release layer can be the upper-most layer in the stack.
  • a sacrificial release layer can be between the substrate 110 and a nano-sheet channel layer 140
  • a sacrificial release layer can be the upper-most layer in the stack.
  • the top-most sacrificial release layer 130 may be optional, such that there are N sacrificial release layers 130 and N nano-sheet channel layers 140 , where a sacrificial release layer 130 can be between the substrate insulator layer 120 and a nano-sheet channel layer 140 . Removal of a dummy gate fill could thereby expose the top-most nano-sheet channel layer 140 .
  • the substrate 110 can be a silicon-germanium-on-insulator substrate having a silicon-germanium active surface layer as the bottom-most sacrificial release layer 130 on the substrate insulator layer 120 .
  • a single crystal, active surface layer e.g., silicon, silicon-germanium, etc.
  • the sacrificial release layers 130 can have a top surface, a bottom surface, and a thickness there between, where the sacrificial release layers 130 can be formed on the surface of the substrate 110 or substrate insulator layer 120 .
  • the sacrificial release layer 130 or nano-sheet channel layer 140 can be epitaxially grown on a crystalline surface of the substrate 110 .
  • the sacrificial release layers 130 can be heteroepitaxially deposited on an exposed crystalline surface, for example, on a crystalline nano-sheet channel layer 140 .
  • the sacrificial release layers 130 can be a different material than the substrate material, substrate insulator layer 120 , and/or the material of the nano-sheet channel layer 140 , such that the sacrificial release layers 130 can be selectively removed, for example, by an etching process.
  • the sacrificial release layers 130 can have a thickness in the range of about 5 nm to about 20 nm, or in the range of about 10 nm to about 15 nm, or about 10 nm, although other thicknesses are also contemplated.
  • a sacrificial release layer 130 can be made of a material that can be selectively etched compared to the material of the nano sheet channel layer 140 and/or substrate 110 material, such that the sacrificial release layers 130 can be selectively removed from between nano-sheet channel layers 140 .
  • the sacrificial release layer 130 can be silicon-germanium (Si x Ge 1-x ), where the germanium concentration can be about 20 at. % to about 70 at. %, or about 30 at. % to about 50 at. %, or about 30 at. % (atomic percent).
  • the nano-sheet channel layer 140 can be epitaxially formed on an underlying crystalline sacrificial release layer 130 .
  • the sacrificial release layers 130 can be crystalline SiGe layers having predetermined crystal orientation for growing nano-sheet channel layers 140 .
  • the nano-sheet channel layer(s) 140 can be a single crystal silicon layer on the crystalline sacrificial release layer 130 .
  • the sacrificial release layers 130 can be crystalline silicon layers and the nano-sheet channel layer(s) 140 can be a single crystal silicon-germanium layer(s), where the sacrificial release layers 130 can be selectively etched relative to the nano-sheet channel layer(s) 140 .
  • FIG. 2 is a cross-sectional isometric view showing a plurality of patterned nano-sheet channel layers and sacrificial release layers on an insulating layer of a substrate, in accordance with an embodiment of the present invention.
  • the stack of alternating sacrificial release layers 130 and nano-sheet channel layers 140 can be masked and patterned, as would be known in the art to form a channel stack 150 having a long lateral dimension (i.e., length), a short lateral dimension (i.e., width), and a height.
  • a portion of the stack of sacrificial release layers 130 and nano-sheet channel layers 140 can be removed, for example, by a directional etch (e.g., reactive ion etch (RIE)) to form a channel stack 150 .
  • RIE reactive ion etch
  • the directional etch may be a non-selective, timed RIE to remove unmasked portions of the sacrificial release layers 130 and nano-sheet channel layers 140 through a single etching step, or alternating selective RIEs may be used to remove exposed portion(s) of each layer separately.
  • FIG. 3 is a cross-sectional side view showing a patterned channel stack including nano-sheet channel layers and sacrificial release layers on an insulating layer of a substrate, in accordance with an embodiment of the present invention.
  • the patterned channel stack 150 may be sufficiently long to form a plurality of dummy gates on the channel stack, where portions of the channel stack between dummy gates may be removed to form separate nano-sheet devices. Two or more dummy gates can be formed on the same channel stack 150 .
  • FIG. 4 is a cross-sectional side view showing two dummy gates with side spacers on a patterned channel stack of nano-sheet channel layers and sacrificial release layers, in accordance with an embodiment of the present invention.
  • one or more dummy gates 160 can be formed on the channel stack 150 .
  • a dummy gate can include side spacers 163 and a dummy gate fill 167 .
  • the dummy gate(s) 160 can be formed by processes known in the art, including masking, patterning, etching, deposition, and planarization processes/steps.
  • the dummy gate(s) 160 can be formed by a double patterning process (e.g., sidewall image transfer (SIT)).
  • SIT sidewall image transfer
  • a dummy gate 160 can be formed on a channel stack 150 , where the dummy gate 160 can be formed over three sides of the channel stack.
  • the dummy gate 160 can be a material that can be easily and selectively removed from the layers of the channel stack 150 , including, but not limited to, polysilicon (p-Si), amorphous silicon (a-Si), amorphous carbon (a-C), silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), and combinations thereof.
  • the dummy gate 160 may include multiple material layers (e.g., a capping layer), where the dummy gate can be a dummy gate stack.
  • a side spacer 163 can be formed on each of the dummy gate fills 167 .
  • the side spacer 163 can be conformally deposited on the dummy gate fill 167 and exposed surfaces of the channel stack 150 , and etched back using a directional etch (e.g. RIE) to expose the top surface of the dummy gate fill 167 , the channel stack 150 , and the substrate surface, while remaining on the vertical surfaces of the dummy gate fills 167 .
  • a directional etch e.g. RIE
  • the side spacer 163 can be a silicon nitride (SiN), a silicon oxynitride (SiON), a silicon carbonitride (SiCN), a silicon boronitride (SiBN), a silicon borocarbide (SiBC), a silicon boro carbonitride (SiBCN), a boron carbide (BC), a boron nitride (BN), or combinations thereof, where the dummy gate fill 167 can be selectively etched relative to the side spacer 163 .
  • FIG. 5 is a cross-sectional side view showing a dummy gate on each of two cut-stacks of nano-sheet channel layers and sacrificial release layers, in accordance with an embodiment of the present invention.
  • the portions of the channel stack 150 exposed between the dummy gates 160 can be removed to form cut-stacks 155 , where the dummy gates can mask the cut-stacks, and the cut-stacks can have the same resulting lateral dimension as the dummy gate 160 .
  • the exposed portions of the channel stacks can be removed using a directional etch (e.g., RIE) to form essentially vertical sides to the cut-stack 55 .
  • the cut-stack 155 includes the alternating sacrificial release layers 130 and nano-sheet channel layer(s) 140 , where the ends of the sacrificial release layers 130 and nano-sheet channel layer(s) 140 are exposed.
  • FIG. 6 is a cross-sectional side view showing indentations formed by removal of a portion of each sacrificial release layer in a cut-stack, in accordance with an embodiment of the present invention.
  • a portion of the sacrificial release layers 130 can be removed to reduce the size of the sacrificial release layers in at least one lateral dimension (i.e., length, width).
  • the portion of the sacrificial release layers 130 can be removed using an isotropic etch (e.g., wet chemical etch, non-directional dry plasma etch, etc.), where the isotropic etch etches laterally into the sacrificial release layers 130 .
  • the isotropic etch can remove a predetermined amount of material from the sacrificial release layers 130 , where the etch can be a timed etch to uniformly remove an equal amount of material from each exposed end.
  • the isotropic etch can form indentations 135 having a predetermined indentation depth into the sacrificial release layers 130 .
  • the nano-sheet channel layers 140 can extend passed the sacrificial release layers 130 by a predetermined distance.
  • Each of the indentations 135 can extend into the area below the side spacer 163 and dummy gate 167 .
  • the indentations 135 can have an indentation depth in the range of about 2 nm to about 10 nm, or in the range of about 2 nm to about 5 nm, or in the range of about 5 nm to about 10 nm, although other depths are also contemplated.
  • the depth of the indentation can determine the remaining length of the sacrificial release layers 130 below the dummy gate(s) 160 , and thereby the width of a subsequently formed gate fill layer and/or gate electrode at the bottom of the gate structure.
  • the depth of the indentation can also determine, at least in part, the amount of capacitive overlap, C ov , between the gate structure and the nano-sheet channel layer(s) 140 .
  • FIG. 7 is a cross-sectional side view showing enlarged indentations formed by removal of an additional portion of each sacrificial release layer of an unmasked cut-stack, in accordance with an embodiment of the present invention.
  • a mask 170 can be formed on the one or more dummy gates 160 and cut-stacks 155 , for example, with an organic resist material or spin-on layer, leaving one or more dummy gates 160 and cut-stacks 155 exposed for etching, as would be known in the art.
  • additional portions of the one or more exposed sacrificial release layers 130 can be removed using a second timed isotropic etch, for example, a wet etch or isotropic dry plasma etch, where the etchant can enter into the indentations 135 formed by the first etch.
  • the indentations 135 can extend below the dummy gate fill 167 and side spacer 163 , where the isotropic etch selectively removes sacrificial release layer material not otherwise exposed. Additional etching steps may be used to remove additional material from one or more cut-stacks 155 . The indentation depth of the previously formed indentations 135 can thereby be increased.
  • the sacrificial release layers 130 of the masked cut-stack 155 can remain unaffected by the second and any subsequent etching steps, so the initially formed indentations 135 can remain the same depth.
  • the mask 170 can be removed from one or more of the masked cut-stacks 155 subsequent to the second etch, and a third timed etch may be used to remove additional material from both the previously masked cut-stack and the exposed cut-stack to achieve three different predetermined etch depths for the indentations 135 .
  • the process can be repeated to prepare multiple cut-stacks 155 with different indentation depths on the substrate 110 .
  • the indentation depth of the previously formed indentations 135 can thereby be increased, while indentations of a different depth can thereby be created in the sacrificial release layers 130 of a different cut-stack 155 .
  • FIG. 8 is a cross-sectional side view showing indentation fill layers formed in the different sized indentations of each cut-stack, in accordance with an embodiment of the present invention.
  • an indentation fill layer 180 can be formed on the one or more nano-sheet channel layer(s) 140 and one or more acrificial release layers 130 , where the indentation fill layer 180 can fill the indentations 135 adjacent to the remaining portion of the sacrificial release layers 130 , and between overhanging nano-sheet channel layer(s) 140 .
  • the indentation fill layer 180 can be formed on at least a portion of the substrate 110 and dummy gate 160 , and may be etched back by the RIE to leave the indentation fill layers 180 in the indentations 135 .
  • the indentation fill layer 180 can be formed by ALD, PEALD, CVD, PECVD, or combinations thereof, where the indentation fill layer 180 can be conformally deposited within the indentations 135 (e.g., by ALD) to fill the indentations. Portions of the indentation fill layer 180 that extend out beyond the side spacers 163 of the dummy gate can be removed by a directional etch (e.g., RIE).
  • a directional etch e.g., RIE
  • the indentation fill layer 180 can be a silicon nitride (SiN), a silicon oxide (SiO), silicon oxynitride (SiON), silicon oxycarbide (SiOC), a silicon boro carbonitride (SiBCN), a silicon oxy carbonitride (SiOCN), a silicon carbide (SiC), a high-k metal oxide, a low-k insulator, or suitable combinations thereof.
  • SiN silicon nitride
  • SiO silicon oxide
  • SiON silicon oxynitride
  • SiOC silicon oxycarbide
  • SiBCN silicon boro carbonitride
  • SiOCN silicon oxy carbonitride
  • SiC silicon carbide
  • SiC silicon carbide
  • the low-k insulator can include, but is not limited to, a fluoride-doped silicon oxide (e.g., fluoride doped glass), a carbon-doped silicon oxide, a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicatehydrogen (TEOS), silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof.
  • TEOS tetraethyl orthosilicatehydrogen
  • HSQ silsesquioxane
  • MSQ methylsilsesquioxane
  • the high-K metal oxide can include, but is not limited to, transition metal oxides such as hafnium oxide (e.g., HfO 2 ), hafnium silicon oxide (e.g., HfSiO 4 ), hafnium silicon oxynitride (Hf w Si x O y N z ), lanthanum oxide (e.g., La 2 O 3 ), lanthanum aluminum oxide (e.g., LaAlO 3 ), zirconium oxide (e.g., ZrO 2 ), zirconium silicon oxide (e.g., ZrSiO 4 ), zirconium silicon oxynitride (Zr w Si x O y N z ), tantalum oxide (e.g., TaO 2 , Ta 2 O 5 ), titanium oxide (e.g., TiO 2 ), barium strontium titanium oxide (e.g., BaTiO 3 —SrTiO 3 ), barium titanium oxides such as
  • FIG. 9 is a cross-sectional side view showing a masked cut stack and an unmasked cut-stack, in accordance with an embodiment of the present invention.
  • one or more dummy gates 160 and cut-stacks 155 on the substrate 110 can be covered by a second masking layer 190 , where the second masking layer 190 can be an organic resist or organic planarization material (e.g., poly methyl methacrylate (PMMA)).
  • PMMA poly methyl methacrylate
  • FIG. 10 is a cross-sectional side view showing recesses formed by removal of a portion of each nano-sheet channel layer of an unmasked cut-stack, in accordance with an embodiment of the present invention.
  • a portion of the nano-sheet channel layers 140 can be removed to reduce the size of the nano-sheet channel layers in at least one lateral dimension (i.e., length, width).
  • the portion of the nano-sheet channel layers 140 can be removed using a selective isotropic etch (e.g., wet chemical etch, non-directional dry plasma etch, etc.), where the isotropic etch etches laterally into the nano-sheet channel layers 140 of the unmasked cut-stack 155 .
  • the isotropic etch can remove a predetermined amount of material from the nano-sheet channel layers 140 , where the etch can be a timed etch to uniformly remove an equal amount of material from the exposed ends of the nano-sheet channel layers 140 .
  • the isotropic etch can form recesses 145 having a predetermined recess depth into the nano-sheet channel layers 140 .
  • the indentation fill layers 180 can extend passed the ends of the nano-sheet channel layers 140 by a predetermined distance.
  • Each of the recesses 145 can extend into the area below the side spacer 163 and dummy gate 167 .
  • the mask 190 can be removed from one or more of the masked cut-stacks 155 subsequent to the first etch.
  • FIG. 11 is a cross-sectional side view of an unmasked cut-stack with recessed nano-sheet channel layers and an unmasked cut-stack without recessed nano-sheet channel layers, in accordance with an embodiment of the present invention.
  • the second masking layer 190 can be removed from one or more cut-stacks 155 after the portions of the nano-sheet channel layers 140 have been removed using a selective isotropic etch.
  • the second masking layer 190 can be removed using processes known in the art (e.g., ashing, stripping, etc.). Removal of the second masking layer 190 can expose the previously masked cut-stack 155 for removal of a portion of the nano-sheet channel layers 140 .
  • the indentation fill layers 180 can protect the ends of the sacrificial release layers 130 during subsequent etching of the nano-sheet channel layers 140 .
  • additional portions of the one or more exposed nano-sheet channel layer(s) 140 can be removed from previously etched nano-sheet channel layer(s) using a second timed isotropic etch, for example, a wet etch or dry plasma etch, where the etchant can enter into the recesses 145 formed by the first etch. Additional etching steps may be used to remove additional material from one or more exposed cut-stacks 155 .
  • the isotropic etch selectively removes nano-sheet channel layer material not otherwise covered by the dummy gate 160 .
  • portions of the one or more exposed nano-sheet channel layer(s) 140 can be removed from previously unetched cut-stacks 155 , where the nano-sheet channel layer(s) are exposed by removal of the second mask 190 , while nano-sheet channel layer(s) 140 of still masked cut-stack 155 can remain unaffected by the second and any subsequent etching steps.
  • the duration of the timed etch may be selected to remove a predetermined amount of nano-sheet channel layer material from each exposed recess 145 , so the depth of the recess increases by the predetermined amount for all exposed nano-sheet channel layers 140 .
  • an etch process that removes 1 nm of nano-sheet channel layer material per minute can be conducted for 2 minutes to increase the depth of the recesses 145 by 2 nm.
  • the cut-stacks 155 that had previously undergone a 2 minute etch would therefore have recesses 145 that are 4 nm in depth, whereas the cut-stack that only underwent the second etch would have recesses with a 2 nm depth.
  • the mask 190 can be removed from one or more of the still masked cut-stacks 155 subsequent to the second etch, and a third timed etch may be used to remove additional material from both the previously masked cut-stack and the exposed cut-stack to achieve three different predetermined etch depths for the recesses 145 .
  • the process can be repeated to prepare multiple cut-stacks 155 with different reces depths on the substrate 110 .
  • the recess depth can be greater than the indentation depth for at least one cut-stack 155 .
  • the mask(s) 190 can be removed from different cut-stacks 155 after a predetermined number of etching steps to expose previously unetched nano-sheet channel layer(s) 140 , and masks 190 can be formed on previously etched nano-sheet channel layer(s) 140 to prevent further etching to thereby control the final recess depth of each of a plurality of cut-stacks 155 on a substrate 110 . Additional etching steps may be used to remove additional material from the nano-sheet channel layers 140 of one or more exposed cut-stacks 155 .
  • FIG. 12 is a cross-sectional side view of two cut-stacks having different sized recesses formed in the nano-sheet channel layers, in accordance with an embodiment of the present invention.
  • the nano-sheet channel layers 140 can have a length in the range of about 15 nm to about 25 nm, or in the range of about 15 nm to about 20 nm, or in the range of about 19 nm to about 25 nm, although other lengths are also contemplated.
  • the nano-sheet channel layers of two different devices can have a difference in length in the range of about 2 nm to about 10 nm, or in the range of about 4 nm to about 10 nm, or in the range of about 2 nm to about 5 nm.
  • the nano-sheet channel layers 140 of a first nano-sheet device can have a length in the range of about 15 nm to about 19 nm
  • the nano-sheet channel layers 140 of a second nano-sheet device can have a length in the range of about 20 nm to about 25 nm, where the shorter nano-sheet channel layers can provide faster devices and the longer nano-sheet channel layers can provide devices with lower leakage current.
  • the recesses 145 can extend below the dummy gate fill 167 and side spacer 163 , where the isotropic etch selectively removed nano-sheet channel layer material.
  • Different V T s can be achieved by laterally undercutting the nano-sheet channel layers 140 in different cut-stacks 155 by different amounts.
  • the source and drain of each nano-sheet device can then be formed on the endwalls of the recessed nano-sheet channel layers 140 by in-situ doped epitaxy.
  • the nano-sheet devices can have about the same physically gate length, L G , but different electrical gate length, L Ge , due to different extents of lateral undercutting that reduces at least one lateral dimension (e.g., length) of the nano-sheet channel layers 140 to form the recesses 145 .
  • FIG. 13 is a cross-sectional side view of source/drains formed on the nano-sheet channel layers on either side of each of the two cut-stacks, in accordance with an embodiment of the present invention.
  • a source/drain (S/D) regions 200 can be formed on the nano-sheet channel layers 140 , where the source/drain regions 200 can be formed by an epitaxial growth process on exposed crystalline faces of the nano-sheet channel layers 140 .
  • the source/drain regions 200 can be in physical and electrical contact with each of the one or more nano-sheet channel layer(s) 140 in the cut-stack 155 .
  • the source/drain region(s) 200 can be silicon or silicon-germanium suitably doped to form an n-type or a p-type field effect transistor (nFET or pFET).
  • the S/D region(s) can be doped in situ (i.e. during formation).
  • FIG. 14 is a cross-sectional side view of an interlayer dielectric formed on the two cut-stacks and dummy gates, in accordance with an embodiment of the present invention.
  • an interlayer dielectric (ILD) 210 can be formed on the source/drain region(s) 200 .
  • the interlayer dielectric (ILD) 210 can be formed by a blanket deposition that covers the source/drain region(s) 200 , as well as portions of the dummy gate(s) 160 , substrate insulator layer 120 , and/or substrate surface.
  • the interlayer dielectric (ILD) 210 can extend above the top surface of the dummy gates 160 , and chemical-mechanical polishing (CMP) can be utilized to remove the excess material and provide a smooth, flat surface.
  • CMP chemical-mechanical polishing
  • the interlayer dielectric (ILD) 210 can be silicon oxide or a low-k dielectric, where the ILD can be formed by CVD, LPCVD, or spun on.
  • a low-k dielectric material can be a fluoride-doped silicon oxide (e.g., fluoride doped glass), a carbon-doped silicon oxide, a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicatehydrogen (TEOS), silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof.
  • TEOS tetraethyl orthosilicatehydrogen
  • HSQ silsesquioxane
  • MSQ methylsilsesquioxane
  • FIG. 15 is a cross-sectional side view of an interlayer dielectric on the two cut-stacks after removal of the dummy gate fills, in accordance with an embodiment of the present invention.
  • the dummy gate fill 167 of the dummy gate(s) 160 can be removed to expose the underlying cut-stack 155 , where the dummy gate fill can be selectively removed. Selective removal of the dummy gate fill 167 can expose at least a portion of the underlying sacrificial release layer(s) 130 , and nano-sheet channel layer(s) 140 . Removal of the dummy gate fill 167 may also expose at least a portion of the indentation fill layer 180 directly below the side spacer 163 . The side spacer 163 can remain around at least a portion of the cut-stack 155 to provide a defined opening 220 for formation of an active gate structure.
  • the dummy gate fill 167 can be removed by an isotropic etch, for example, a wet etch, that is selective for the material of the dummy gate fill 167 relative to the side spacer 163 , sacrificial release layer(s) 130 , and nano-sheet channel layers 140 .
  • FIG. 16 is a cut-away isometric view of the long axis of the patterned nano-sheet device after removing the dummy gate fill from within the side spacer, in accordance with an embodiment of the present invention.
  • the side spacer 163 can remain around at least a portion of the cut-stack 155 to provide a defined opening 220 for formation of an active gate structure, where a portion of the side spacer 163 has been cut away to show the opening formed by removal of the dummy gate fill 167 and the underlying cut-stack 155 . Only portions of the ILD 210 on the source/drain regions 200 are shown. The ILD 210 can surround the source/drain regions 200 and side spacer 163 . The dummy gate 160 can surround three sides of the patterned channel stack 150 , and subsequent cut-stack 155 .
  • FIG. 17 is a cross-sectional side view of a plurality of freed nano-sheet channel layers after removal of the intervening sacrificial release layers in the two cut-stacks, in accordance with an embodiment of the present invention.
  • the remaining portions of the sacrificial release layer(s) 130 of the cut-stack(s) 155 can be removed to release the nano-sheet channel layer(s) 140 , where the nano-sheet channel layer(s) 140 can be secured at the opposite end faces 142 to the source/drain regions 200 formed in the recess(es) 145 .
  • the indentation fill layer 180 can be between the source/drain regions 200 in the recess(es) 145 .
  • the nano-sheet channel layer(s) 140 can span the distance between the two source/drain regions 200 on opposites sides of the dummy gate.
  • Removal of the sacrificial release layer(s) can form air gaps 139 between the nano-sheet channel layer(s) 140 , where the nano-sheet channel layer(s) 140 can be exposed on the four sides not in direct contact with the source/drain regions 200 at opposite end faces 142 .
  • the sacrificial release layer(s) 130 can be removed using an isotropic etch, for example, a wet etch selective for the material of the sacrificial release layer(s) 130 .
  • the etchant can be introduced into the opening 220 , such that the etchant can access the sides of the cut-stack 155 including the sidewalls of the sacrificial release layer(s) 130 .
  • a sacrificial release layer 130 is between the substrate insulator layer 120 and the lower-most nano-sheet channel layer 140 , so a subsequently formed gate electrode (i.e., work function layer and gate fill layer) can wrap around the lower-most nano-sheet channel layer 140 .
  • FIG. 18 is a cross-sectional side view of a gate dielectric layer on the exposed surfaces of the nano-sheets, in accordance with an embodiment of the present invention.
  • a gate dielectric layer 230 can be formed on the exposed surfaces of the nano-sheet channel layer(s) 140 , where the gate dielectric layer 230 can be formed by a conformal deposition process, for example, ALD, CVD, or combinations thereof.
  • the precursors for the gate dielectric layer 230 can be selected based on the ability of entering the spaces formed between the nanosheet channel layer(s) 140 vacated by the sacrificial release layer(s) 130 .
  • the precursors for the gate dielectric layer 230 can be introduced into the opening(s) 220 .
  • the gate dielectric layer 230 can be formed on the exposed surfaces of the substrate insulator layer 120 on opposite sides of the cut-stack 155 at the bottom of the opening 220 within the side spacer 163 .
  • the gate dielectric layer 230 can also be formed on the inside surfaces of the side spacer 163 .
  • the gate dielectric layer 230 can be an insulating dielectric layer, for example, a silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), a high-K dielectric, or a suitable combination of these materials.
  • the gate dielectric layer 230 can be a high-K dielectric material that can include, but is not limited to, transition metal oxides such as hafnium oxide (e.g., HfO 2 ), hafnium silicon oxide (e.g., HfSiO 4 ), hafnium silicon oxynitride (Hf w Si x O y N z ), lanthanum oxide (e.g., La 2 O 3 ), lanthanum aluminum oxide (e.g., LaAlO 3 ), zirconium oxide (e.g., ZrO 2 ), zirconium silicon oxide (e.g., ZrSiO 4 ), zirconium silicon oxynitride (Zr w Si x O y N z ), tantalum oxide (e.g., TaO 2 , Ta 2 O 5 ), titanium oxide (e.g., TiO 2 ), barium strontium titanium oxide (e.g., BaTiO 3
  • a work function layer 240 can be formed on the gate dielectric layer 230 , where the work function layer and gate dielectric layer 230 can surround at least a portion of each of the one or more nano-sheet channel layer(s) 140 .
  • a work function layer 240 can be formed on the exposed portion(s) of the gate dielectric layer 230 between the nano-sheet channel layer(s) 140 .
  • the work function layer 240 can be formed on the gate dielectric layer 230 to adjust the electrical properties of a gate electrode.
  • the work function layer can be optional.
  • a portion of the work function layer 240 can be formed on the gate dielectric layer 230 on the substrate insulator layer 120 beneath the bottom-most nano-sheet channel layer 140 .
  • the work function layer 240 can fill in the spaces between the gate dielectric layer 230 on the nanosheet channel layer(s) 140 .
  • the work function layer can be formed by a conformal deposition, for example, ALD.
  • a work function layer 240 can be a conductive nitride, including but not limited to titanium nitride (TiN), titanium aluminum nitride (TiAlN), hafnium nitride (HfN), hafnium silicon nitride (HfSiN), tantalum nitride (TaN), tantalum silicon nitride (TaSiN), tungsten nitride (WN), molybdenum nitride (MoN), niobium nitride (NbN); a conductive carbide, including but not limited to titanium carbide (TiC), titanium aluminum carbide (TiAlC), tantalum carbide (TaC), hafnium carbide (HfC); or combinations thereof.
  • the work function layer 240 can include multiple layers of work function materials, for example, a work function layer can be a TiN/TiC stack.
  • the work function layer 240 can have a thickness in the range of about 3 nm to about 11 nm, or can have a thickness in the range of about 5 nm to about 8 nm.
  • FIG. 19 is a cross-sectional side view of a gate structure on each of the cut-stacks, in accordance with an embodiment of the present invention.
  • a gate fill layer 250 can be formed on the gate dielectric layer 230 and/or work function layer 240 if present, where the gate fill layer 250 can fill in the space of opening 220 in between side spacers 163 .
  • the gate fill layer 250 , gate dielectric layer 230 , and optionally the work function layer 240 can form a gate structure on one or more nano-sheet channel layer(s) 140 , where the gate fill layer 250 and work function layer 240 can form a conductive gate electrode.
  • the gate fill layer 250 can be blanket deposited on the exposed surfaces of the gate dielectric layer 230 and/or work function layer 240 .
  • the formed gate fill layer 250 can extend above the top surface of the interlayer dielectric 210 , where the gate fill layer material above the top surfaces of the interlayer dielectric 210 can be removed by a CMP to provide a flat, uniform surface.
  • the gate fill layer 250 can be a conductive metal, where the metal can be tungsten (W), titanium (Ti), molybdenum (Mo), cobalt (Co), or a conductive carbon material (e.g., carbon nanotube, graphene, etc.), or any suitable combinations thereof.
  • the metal can be tungsten (W), titanium (Ti), molybdenum (Mo), cobalt (Co), or a conductive carbon material (e.g., carbon nanotube, graphene, etc.), or any suitable combinations thereof.
  • the gate dielectric layer 230 and the work function layer 240 can wrap around each of the nano-sheet channel layer(s) 140 , and the gate fill layer 250 can surround the nano-sheet channel layer(s) 140 and work function layer 240 .
  • the gate dielectric layer 230 can extend up the inside surface of the side spacer 163 , and the interlayer dielectric (ILD) 210 can be on the outside surface of the sidewall spacer 163 .
  • the width of the gate fill layer 250 or gate electrode at the top of the gate structure can be the same for both (or all) of the nano-sheet devices, whereas the width of the gate fill layer 250 at the bottom of the gate structure (adjacent to the top-most nano-sheet channel layer 140 ) can be greater than the width at the top for one or more of the gate structure(s) and less than the width at the top for one or more other gate structure(s).
  • the overlap between the gate fill layer 250 or gate electrode at the bottom of the gate structure adjacent to the top-most nano-sheet channel layer 140 and the portion of the source/drain regions 200 extending into the recess 145 can be the same, such that the overlap capacitance, C ov , of both nano-sheet devices is essentially the same (e.g., within process control tolerances), while the electrical gate lengths, L Ge , and threshold voltage, V T , are different for each nano-sheet device.
  • the overlap can be measured between the source/drain region 200 and the bottom area of the gate electrode.
  • the lengths of the indentation fill layer 180 can adjust for the difference in the lengths of the nano-sheet channel layer(s) 140 of two different devices.
  • Nano-sheet transistor devices can thereby be fabricated with the same physical gate length, L G , but with different electrical gate lengths, L Ge , and resulting threshold voltages, V T .
  • transistors with different threshold voltages, V T could achieve optimal tradeoff between performance and power consumption.
  • electrical contacts can be formed to the gate structure and source/drain regions 200 for electrically connecting the nano-sheet devices.
  • first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. Reference to first, second, third, etc., feature is intended to distinguish features without necessarily implying a particular order unless otherwise so stated or indicated. Thus, a first element discussed herein could be termed a second element without departing from the scope of the present concept.
  • the present embodiments may include a design for an integrated circuit chip, which may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly.
  • the stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer.
  • the photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
  • the resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form.
  • the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections).
  • the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product.
  • the end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
  • any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B).
  • such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C).
  • This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Nanotechnology (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Thin Film Transistor (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)

Abstract

A method of forming two or more nano-sheet devices with varying electrical gate lengths, including, forming at least two cut-stacks including a plurality of sacrificial release layers and at least one alternating nano-sheet channel layer on a substrate, removing a portion of the plurality of sacrificial release layers to form indentations having an indentation depth in the plurality of sacrificial release layers, and removing a portion of the at least one alternating nano-sheet channel layer to form a recess having a recess depth in the at least one alternating nano-sheet channel layers, where the recess depth is greater than the indentation depth.

Description

CROSS-REFERENCES TO RELATED APPLICATIONS
This application is a reissue application of U.S. Pat. No. 10,312,337, which issued based upon U.S. patent application Ser. No. 15/462,372, which is a continuation of U.S. application Ser. No. 15/268,993, filed Sep. 19, 2016, now U.S. Pat. No. 9,653,289. The aforementioned, earlier-filed applications are hereby incorporated by reference herein in their entireties.
BACKGROUND Technical Field
The present invention generally relates to the fabrication of two or more nano-sheet transistors on the same substrate having different threshold voltages, and more particularly to forming different sized recesses to provide nano-sheet channels having different gate lengths.
Description of the Related Art
A Field Effect Transistor (FET) typically has a source, a channel, and a drain, where current flows from the source to the drain, and a gate that controls the flow of current through the channel. Field Effect Transistors (FETs) can have a variety of different structures, for example, FETs have been fabricated with the source, channel, and drain formed in the substrate material itself, where the current flows horizontally (i.e., in the plane of the substrate), and finFETs have been formed with the channel extending outward from the substrate, but where the current also flows horizontally from a source to a drain. The channel for the finFET can be an upright slab of thin rectangular Si, commonly referred to as the fin with a gate on the fin, as compared to a MOSFET with a single gate in the plane of the substrate. Depending on the doping of the source and drain, an n-FET or a p-FET can be formed.
Examples of FETs can include a metal-oxide-semiconductor field effect transistor (MOSFET) and an insulated-gate field-effect transistor (IGFET). Two FETs also can be coupled to form a complementary metal oxide semiconductor (CMOS), where a p-channel MOSFET and n-channel MOSFET are coupled together.
With ever decreasing device dimensions, forming the individual components and electrical contacts become more difficult. An approach is therefore needed that retains the positive aspects of traditional FET structures, while overcoming the scaling issues created by forming smaller device components.
SUMMARY
In accordance with an embodiment of the present invention, a method of forming two or more nano-sheet devices with varying electrical gate lengths is provided. The method includes forming at least two cut-stacks including a plurality of sacrificial release layers and at least one alternating nano-sheet channel layer on a substrate. The method further includes removing a portion of the plurality of sacrificial release layers to form indentations having an indentation depth in the plurality of sacrificial release layers. The method further includes removing a portion of the at least one alternating nano-sheet channel layer to form a recess having a recess depth in the at least one alternating nano-sheet channel layers, where the recess depth is greater than the indentation depth.
In accordance with another embodiment of the present invention, a method of forming two or more nano-sheet devices with varying electrical gate lengths is provided. The method includes forming a channel stack including a plurality of sacrificial release layers and at least one alternating nano-sheet channel layer on a substrate. The method further includes forming two or more dummy gates including a dummy gate fill and a side spacer on the channel stack. The method further includes removing exposed portions of the channel stack not covered by the two or more dummy gates to form two or more cut-stacks. The method further includes removing a portion of the plurality of sacrificial release layers to form indentations having an indentation depth in the plurality of sacrificial release layers. The method further includes forming an indentation fill layer in the indentations. The method further includes forming a mask on at least one of the two or more cut-stacks. The method further includes removing a portion of the at least one alternating nano-sheet channel layer to form a recess in the unmasked cut-stacks.
In accordance with yet another embodiment of the present invention, a pair of adjacent nano-sheet devices on the same substrate is provided. The pair of adjacent nano-sheet devices includes a first nano-sheet device including, two source/drain regions on a substrate, where the two source/drain regions are separated by a distance, at least one nano-sheet channel layer having a length spanning the distance between the two source/drain regions, and a gate structure on the at least one nano-sheet channel layer having a physical gate length. The pair of adjacent nano-sheet devices includes a second nano-sheet device including, two source/drain regions on a substrate, where the two source/drain regions are separated by a distance, at least one nano-sheet channel layer having a length spanning the distance between the two source/drain regions, and a gate structure on the at least one nano-sheet channel layer having a physical gate length. The physical gate length of the first nano-sheet device is the same as the physical gate length of the second nano-sheet device, and the length of the at least one nano-sheet channel layer of the first nano-sheet device is different than the length of the at least one nano-sheet channel layer of the second nano-sheet device.
These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
The following description will provide details of preferred embodiments with reference to the following figures wherein:
FIG. 1 is a cross-sectional isometric view showing a plurality of nano-sheet layers separated by sacrificial release layers on an insulating layer of a substrate, in accordance with an embodiment of the present invention;
FIG. 2 is a cross-sectional isometric view showing a plurality of patterned nano-sheet channel layers and sacrificial release layers on an insulating layer of a substrate, in accordance with an embodiment of the present invention;
FIG. 3 is a cross-sectional side view showing a patterned channel stack including nano-sheet channel layers and sacrificial release layers on an insulating layer of a substrate, in accordance with an embodiment of the present invention;
FIG. 4 is a cross-sectional side view showing two dummy gates with side spacers on a patterned channel stack of nano-sheet channel layers and sacrificial release layers, in accordance with an embodiment of the present invention;
FIG. 5 is a cross-sectional side view showing a dummy gate on each of two cut-stacks of nano-sheet channel layers and sacrifical release layers, in accordance with an embodiment of the present invention;
FIG. 6 is a cross-sectional side view showing indentations formed by removal of a portion of each sacrificial release layer in a cut-stack, in accordance with an embodiment of the present invention;
FIG. 7 is a cross-sectional side view showing enlarged indentations formed by removal of an additional portion of each sacrificial release layer of an unmasked cut-stack, in accordance with an embodiment of the present invention;
FIG. 8 is a cross-sectional side view showing indentation fill layers formed in the different sized indentations of each cut-stack, in accordance with an embodiment of the present invention;
FIG. 9 is a cross-sectional side view showing a masked cut stack and an unmasked cut-stack, in accordance with an embodiment of the present invention;
FIG. 10 is a cross-sectional side view showing recesses formed by removal of a portion of each nano-sheet channel layer of an unmasked cut-stack, in accordance with an embodiment of the present invention;
FIG. 11 is a cross-sectional side view of an unmasked cut-stack with recessed nano-sheet channel layers and an unmasked cut-stack without recessed nano-sheet channel layers, in accordance with an embodiment of the present invention;
FIG. 12 is a cross-sectional side view of two cut-stacks having different sized recesses formed in the nano-sheet channel layers, in accordance with an embodiment of the present invention;
FIG. 13 is a cross-sectional side view of source/drain regions formed on the nano-sheet channel layers on either side of each of the two cut-stacks, in accordance with an embodiment of the present invention;
FIG. 14 is a cross-sectional side view of an interlayer dielectric (ILD) formed on the two cut-stacks and dummy gates, in accordance with an embodiment of the present invention;
FIG. 15 is a cross-sectional side view of an interlayer dielectric on the two cut-stacks after removal of the dummy gate fill, in accordance with an embodiment of the present invention;
FIG. 16 is a cut-away isometric view of the long axis of the patterned nano-sheet device after removing the dummy gate fill from within the side spacer, in accordance with an embodiment of the present invention;
FIG. 17 is a cross-sectional side view of a plurality of freed nano-sheet channel layers after removal of the intervening sacrificial release layers in the two cut-stacks, in accordance with an embodiment of the present invention;
FIG. 18 is a cross-sectional side view of a gate dielectric layer on the exposed surfaces of the nano-sheets and side spacers, in accordance with an embodiment of the present invention; and
FIG. 19 is a cross-sectional side view of a gate structure on the nano-sheets of each of the cut-stacks, in accordance with an embodiment of the present invention.
 DETAILED DESCRIPTION
Principles and embodiments of the present invention relate to fabricating a plurality of transistor devices utilizing nano-sheets for the channel of the devices, where the nano-sheets have different lengths. The electrical gate length, LGe, of the different devices can be varied by using a sequence of etching steps to modify the nano-sheet lengths. The different gate lengths can provide different threshold voltages, VT.
Principles and embodiments of the present invention also relate to forming nano-sheet transistor devices having different threshold voltages adjacent to each other on the same substrate by controlling the number of etching steps each transistor device undergoes during fabrication. Multiple timed etches can be used to remove predetermined amounts of each exposed nano-sheet channel layer to produce a cut-stack with a predetermined electrical gate length and threshold voltage, while neighboring nano-sheet transistor devices are masked during the etching steps.
Principles and embodiments of the present invention also relate to forming a plurality of nano-sheet devices having nano-sheets initially with the same dimensions, and selectively removing predetermined portions of the nano-sheets to produce nano-sheet devices having different nano-sheet channel layers with different final dimensions.
Principles and embodiments of the present invention relate to controlling threshold voltages of nano-sheet devices without using channel doping.
Exemplary applications/uses to which the present invention can be applied include, but are not limited to: transistors for complementary metal-oxide-semiconductor (CMOS) devices, logic devices (e.g., NAND gates, NOR gates, XOR gates, etc.), memory devices (e.g., DRAM, SRAM, flip-flops, etc.), etc.
In various embodiments, the materials and layers can be deposited by physical vapor deposition (PVD), chemical vapor deposition (CVD), atomic layer deposition (ALD), molecular beam epitaxy (MBE), or any of the various modifications thereof, for example, plasma-enhanced chemical vapor deposition (PECVD), metal-organic chemical vapor deposition (MOCVD), low pressure chemical vapor deposition (LPCVD), electron-beam physical vapor deposition (EB-PVD), and plasma-enhanced atomic layer deposition (PEALD). The depositions can be epitaxial processes, and the deposited material can be crystalline. In various embodiments, formation of a layer may be by one or more deposition processes, where, for example, a conformal layer can be formed by a first process (e.g., ALD, PEALD, etc.) and a fill can be formed by a second process (e.g., CVD, electrodeposition, PVD, etc.).
It is to be understood that the present invention will be described in terms of a given illustrative architecture; however, other architectures, structures, substrate materials and process features and steps may be varied within the scope of the present invention.
It should be noted that certain features may not be shown in all figures for the sake of clarity. This is not intended to be interpreted as a limitation of any particular embodiment, or illustration, or scope of the claims.
Reference to source/drain projections, layers, regions, etc., is intended to indicate that the particular device feature can be implemented as a source or a drain except as expressly indicated otherwise. In addition, the role of source and drain for an active device can in some instances be reversed, so a previously indicated drain may instead be a source and vice versa. Reference to a source/drain is, therefore, intended to encompass the broadest reasonable scope of the term.
Referring now to the drawings in which like numerals represent the same or similar elements and initially to FIG. 1 , a cross-sectional isometric view of a plurality of nano-sheet layers separated by sacrificial release layers on an insulating layer of a substrate is shown, in accordance with an embodiment of the present invention.
In one or more embodiments, a substrate 110 can be a semiconductor or an insulator with an active surface semiconductor layer (ASL). The substrate can be crystalline, semi-crystalline, microcrystalline, or amorphous. The substrate can be essentially (i.e., except for contaminants) a single element (e.g., silicon), primarily (i.e., with doping) of a single element, for example, silicon (Si) or germanium (Ge), or the substrate can include a compound, for example, Al2O3, SiO2, GaAs, SiC, or SiGe.
In one or more embodiments, the substrate can have multiple material layers, for example, a semiconductor-on-insulator substrate (SeOI), a silicon-on-insulator substrate (SOI), germanium-on-insulator substrate (GeOI), or silicon-germanium-on-insulator substrate (SGOI), where an active surface semiconductor layer of the substrate 110 can be on a substrate insulator layer 120 (e.g., buried oxide layer (BOX)). The substrate 110 can also have other layers forming the substrate, including high-k oxides and/or nitrides.
In one or more embodiments, a substrate insulator layer 120 (e.g., BOX layer) can be formed on at least a portion of a substrate 110. An active surface semiconductor layer can be on the BOX layer. The active surface semiconductor layer can be on the buried oxide (BOX) layer, which physically separates and electrically insulates the active surface layer from a mechanically supporting portion of the substrate 110.
In various embodiments, the substrate may be a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) wafer, or have a single crystal silicon (Si), silicon germanium (SiGe), or III-V semiconductor (e.g., GaAs) active surface layer. In one or more embodiments, the substrate 110 can be a silicon wafer.
In one or more embodiments, a plurality of sacrificial release layers 130 can be formed with one or more alternating nano-sheet channel layers 140 on a substrate 110, where the substrate 110 can be a semiconductor-on-insulator (SeOI) substrate with either a sacrificial release layer 130 or a nano-sheet channel layer 140 forming the active surface semiconductor layer directly on the substrate insulator layer 120. The plurality of sacrificial release layers 130 and at least one alternating nano-sheet channel layer(s) 140 can form a stack on the substrate 110. In various embodiments, there can be N sacrificial release layers 130 and N−1 nano-sheet channel layers 140, where a sacrificial release layer can be between the substrate 110 and a nano-sheet channel layer 140, and a sacrificial release layer can be the upper-most layer in the stack. For example, there can be two sacrificial release layers 130 and one nano-sheet channel layer 140 between and separating the two sacrificial release layers 130.
In various embodiments, the top-most sacrificial release layer 130 may be optional, such that there are N sacrificial release layers 130 and N nano-sheet channel layers 140, where a sacrificial release layer 130 can be between the substrate insulator layer 120 and a nano-sheet channel layer 140. Removal of a dummy gate fill could thereby expose the top-most nano-sheet channel layer 140.
In a non-limiting exemplary embodiment, the substrate 110 can be a silicon-germanium-on-insulator substrate having a silicon-germanium active surface layer as the bottom-most sacrificial release layer 130 on the substrate insulator layer 120. In various embodiments, a single crystal, active surface layer (e.g., silicon, silicon-germanium, etc.) may be formed on the substrate insulator layer 120 by a layer transfer method, as would be known in the art.
In various embodiments, the sacrificial release layers 130 can have a top surface, a bottom surface, and a thickness there between, where the sacrificial release layers 130 can be formed on the surface of the substrate 110 or substrate insulator layer 120. In various embodiments, the sacrificial release layer 130 or nano-sheet channel layer 140 can be epitaxially grown on a crystalline surface of the substrate 110. The sacrificial release layers 130 can be heteroepitaxially deposited on an exposed crystalline surface, for example, on a crystalline nano-sheet channel layer 140. The sacrificial release layers 130 can be a different material than the substrate material, substrate insulator layer 120, and/or the material of the nano-sheet channel layer 140, such that the sacrificial release layers 130 can be selectively removed, for example, by an etching process.
In one or more embodiments, the sacrificial release layers 130 can have a thickness in the range of about 5 nm to about 20 nm, or in the range of about 10 nm to about 15 nm, or about 10 nm, although other thicknesses are also contemplated.
In one or more embodiments, a sacrificial release layer 130 can be made of a material that can be selectively etched compared to the material of the nano sheet channel layer 140 and/or substrate 110 material, such that the sacrificial release layers 130 can be selectively removed from between nano-sheet channel layers 140. In a non-limiting exemplary embodiment, the sacrificial release layer 130 can be silicon-germanium (SixGe1-x), where the germanium concentration can be about 20 at. % to about 70 at. %, or about 30 at. % to about 50 at. %, or about 30 at. % (atomic percent).
In one or more embodiments, the nano-sheet channel layer 140 can be epitaxially formed on an underlying crystalline sacrificial release layer 130. In a non-limiting exemplary embodiment, the sacrificial release layers 130 can be crystalline SiGe layers having predetermined crystal orientation for growing nano-sheet channel layers 140. In a non-limiting exemplary embodiment, the nano-sheet channel layer(s) 140 can be a single crystal silicon layer on the crystalline sacrificial release layer 130. In another non-limiting exemplary embodiment, the sacrificial release layers 130 can be crystalline silicon layers and the nano-sheet channel layer(s) 140 can be a single crystal silicon-germanium layer(s), where the sacrificial release layers 130 can be selectively etched relative to the nano-sheet channel layer(s) 140.
FIG. 2 is a cross-sectional isometric view showing a plurality of patterned nano-sheet channel layers and sacrificial release layers on an insulating layer of a substrate, in accordance with an embodiment of the present invention.
In one or more embodiments, the stack of alternating sacrificial release layers 130 and nano-sheet channel layers 140 can be masked and patterned, as would be known in the art to form a channel stack 150 having a long lateral dimension (i.e., length), a short lateral dimension (i.e., width), and a height. A portion of the stack of sacrificial release layers 130 and nano-sheet channel layers 140 can be removed, for example, by a directional etch (e.g., reactive ion etch (RIE)) to form a channel stack 150. The directional etch may be a non-selective, timed RIE to remove unmasked portions of the sacrificial release layers 130 and nano-sheet channel layers 140 through a single etching step, or alternating selective RIEs may be used to remove exposed portion(s) of each layer separately.
FIG. 3 is a cross-sectional side view showing a patterned channel stack including nano-sheet channel layers and sacrificial release layers on an insulating layer of a substrate, in accordance with an embodiment of the present invention.
In one or more embodiments, the patterned channel stack 150 may be sufficiently long to form a plurality of dummy gates on the channel stack, where portions of the channel stack between dummy gates may be removed to form separate nano-sheet devices. Two or more dummy gates can be formed on the same channel stack 150.
FIG. 4 is a cross-sectional side view showing two dummy gates with side spacers on a patterned channel stack of nano-sheet channel layers and sacrificial release layers, in accordance with an embodiment of the present invention.
In one or more embodiments, one or more dummy gates 160 can be formed on the channel stack 150. A dummy gate can include side spacers 163 and a dummy gate fill 167. The dummy gate(s) 160 can be formed by processes known in the art, including masking, patterning, etching, deposition, and planarization processes/steps. In various embodiments, the dummy gate(s) 160 can be formed by a double patterning process (e.g., sidewall image transfer (SIT)). The side spacer 163 can be completely around the dummy gate fill 167.
In one or more embodiments, a dummy gate 160 can be formed on a channel stack 150, where the dummy gate 160 can be formed over three sides of the channel stack. In various embodiments, the dummy gate 160 can be a material that can be easily and selectively removed from the layers of the channel stack 150, including, but not limited to, polysilicon (p-Si), amorphous silicon (a-Si), amorphous carbon (a-C), silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), and combinations thereof. In various embodiments, the dummy gate 160 may include multiple material layers (e.g., a capping layer), where the dummy gate can be a dummy gate stack.
In one or more embodiments, a side spacer 163 can be formed on each of the dummy gate fills 167. The side spacer 163 can be conformally deposited on the dummy gate fill 167 and exposed surfaces of the channel stack 150, and etched back using a directional etch (e.g. RIE) to expose the top surface of the dummy gate fill 167, the channel stack 150, and the substrate surface, while remaining on the vertical surfaces of the dummy gate fills 167.
In various embodiments, the side spacer 163 can be a silicon nitride (SiN), a silicon oxynitride (SiON), a silicon carbonitride (SiCN), a silicon boronitride (SiBN), a silicon borocarbide (SiBC), a silicon boro carbonitride (SiBCN), a boron carbide (BC), a boron nitride (BN), or combinations thereof, where the dummy gate fill 167 can be selectively etched relative to the side spacer 163.
FIG. 5 is a cross-sectional side view showing a dummy gate on each of two cut-stacks of nano-sheet channel layers and sacrificial release layers, in accordance with an embodiment of the present invention.
In one or more embodiments, the portions of the channel stack 150 exposed between the dummy gates 160 can be removed to form cut-stacks 155, where the dummy gates can mask the cut-stacks, and the cut-stacks can have the same resulting lateral dimension as the dummy gate 160. The exposed portions of the channel stacks can be removed using a directional etch (e.g., RIE) to form essentially vertical sides to the cut-stack 55. The cut-stack 155 includes the alternating sacrificial release layers 130 and nano-sheet channel layer(s) 140, where the ends of the sacrificial release layers 130 and nano-sheet channel layer(s) 140 are exposed.
FIG. 6 is a cross-sectional side view showing indentations formed by removal of a portion of each sacrificial release layer in a cut-stack, in accordance with an embodiment of the present invention.
In one or more embodiments, a portion of the sacrificial release layers 130 can be removed to reduce the size of the sacrificial release layers in at least one lateral dimension (i.e., length, width). The portion of the sacrificial release layers 130 can be removed using an isotropic etch (e.g., wet chemical etch, non-directional dry plasma etch, etc.), where the isotropic etch etches laterally into the sacrificial release layers 130. The isotropic etch can remove a predetermined amount of material from the sacrificial release layers 130, where the etch can be a timed etch to uniformly remove an equal amount of material from each exposed end. The isotropic etch can form indentations 135 having a predetermined indentation depth into the sacrificial release layers 130. After a first etching process, the nano-sheet channel layers 140 can extend passed the sacrificial release layers 130 by a predetermined distance. Each of the indentations 135 can extend into the area below the side spacer 163 and dummy gate 167.
In one or more embodiments, the indentations 135 can have an indentation depth in the range of about 2 nm to about 10 nm, or in the range of about 2 nm to about 5 nm, or in the range of about 5 nm to about 10 nm, although other depths are also contemplated. The depth of the indentation can determine the remaining length of the sacrificial release layers 130 below the dummy gate(s) 160, and thereby the width of a subsequently formed gate fill layer and/or gate electrode at the bottom of the gate structure. The depth of the indentation can also determine, at least in part, the amount of capacitive overlap, Cov, between the gate structure and the nano-sheet channel layer(s) 140.
FIG. 7 is a cross-sectional side view showing enlarged indentations formed by removal of an additional portion of each sacrificial release layer of an unmasked cut-stack, in accordance with an embodiment of the present invention.
In one or more embodiments, a mask 170 can be formed on the one or more dummy gates 160 and cut-stacks 155, for example, with an organic resist material or spin-on layer, leaving one or more dummy gates 160 and cut-stacks 155 exposed for etching, as would be known in the art.
In one or more embodiments, additional portions of the one or more exposed sacrificial release layers 130 can be removed using a second timed isotropic etch, for example, a wet etch or isotropic dry plasma etch, where the etchant can enter into the indentations 135 formed by the first etch. In various embodiments, the indentations 135 can extend below the dummy gate fill 167 and side spacer 163, where the isotropic etch selectively removes sacrificial release layer material not otherwise exposed. Additional etching steps may be used to remove additional material from one or more cut-stacks 155. The indentation depth of the previously formed indentations 135 can thereby be increased.
The sacrificial release layers 130 of the masked cut-stack 155 can remain unaffected by the second and any subsequent etching steps, so the initially formed indentations 135 can remain the same depth. In various embodiments, the mask 170 can be removed from one or more of the masked cut-stacks 155 subsequent to the second etch, and a third timed etch may be used to remove additional material from both the previously masked cut-stack and the exposed cut-stack to achieve three different predetermined etch depths for the indentations 135. The process can be repeated to prepare multiple cut-stacks 155 with different indentation depths on the substrate 110. The indentation depth of the previously formed indentations 135 can thereby be increased, while indentations of a different depth can thereby be created in the sacrificial release layers 130 of a different cut-stack 155.
FIG. 8 is a cross-sectional side view showing indentation fill layers formed in the different sized indentations of each cut-stack, in accordance with an embodiment of the present invention.
In one or more embodiments, an indentation fill layer 180 can be formed on the one or more nano-sheet channel layer(s) 140 and one or more acrificial release layers 130, where the indentation fill layer 180 can fill the indentations 135 adjacent to the remaining portion of the sacrificial release layers 130, and between overhanging nano-sheet channel layer(s) 140. The indentation fill layer 180 can be formed on at least a portion of the substrate 110 and dummy gate 160, and may be etched back by the RIE to leave the indentation fill layers 180 in the indentations 135.
In one or more embodiments, the indentation fill layer 180 can be formed by ALD, PEALD, CVD, PECVD, or combinations thereof, where the indentation fill layer 180 can be conformally deposited within the indentations 135 (e.g., by ALD) to fill the indentations. Portions of the indentation fill layer 180 that extend out beyond the side spacers 163 of the dummy gate can be removed by a directional etch (e.g., RIE).
In one or more embodiments, the indentation fill layer 180 can be a silicon nitride (SiN), a silicon oxide (SiO), silicon oxynitride (SiON), silicon oxycarbide (SiOC), a silicon boro carbonitride (SiBCN), a silicon oxy carbonitride (SiOCN), a silicon carbide (SiC), a high-k metal oxide, a low-k insulator, or suitable combinations thereof.
In various embodiments, the low-k insulator can include, but is not limited to, a fluoride-doped silicon oxide (e.g., fluoride doped glass), a carbon-doped silicon oxide, a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicatehydrogen (TEOS), silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof. A low-k insulator material can have a dielectric constant of less than 3.9.
In various embodiments, the high-K metal oxide can include, but is not limited to, transition metal oxides such as hafnium oxide (e.g., HfO2), hafnium silicon oxide (e.g., HfSiO4), hafnium silicon oxynitride (HfwSixOyNz), lanthanum oxide (e.g., La2O3), lanthanum aluminum oxide (e.g., LaAlO3), zirconium oxide (e.g., ZrO2), zirconium silicon oxide (e.g., ZrSiO4), zirconium silicon oxynitride (ZrwSixOyNz), tantalum oxide (e.g., TaO2, Ta2O5), titanium oxide (e.g., TiO2), barium strontium titanium oxide (e.g., BaTiO3—SrTiO3), barium titanium oxide (e.g., BaTiO3), strontium titanium oxide (e.g., SrTiO3), yttrium oxide (e.g., Y2O3), aluminum oxide (e.g., Al2O3), lead scandium tantalum oxide (Pb(ScxTa1-x)O3), and lead zinc niobate (e.g., PbZn1/3 Nb2/3 O3). The high-k material can further include dopants such as lanthanum and/or aluminum. The stoichiometry of the high-K compounds can vary.
FIG. 9 is a cross-sectional side view showing a masked cut stack and an unmasked cut-stack, in accordance with an embodiment of the present invention.
In one or more embodiments, one or more dummy gates 160 and cut-stacks 155 on the substrate 110 can be covered by a second masking layer 190, where the second masking layer 190 can be an organic resist or organic planarization material (e.g., poly methyl methacrylate (PMMA)). One or more cut-stacks can remain exposed.
FIG. 10 is a cross-sectional side view showing recesses formed by removal of a portion of each nano-sheet channel layer of an unmasked cut-stack, in accordance with an embodiment of the present invention.
In one or more embodiments, a portion of the nano-sheet channel layers 140 can be removed to reduce the size of the nano-sheet channel layers in at least one lateral dimension (i.e., length, width). The portion of the nano-sheet channel layers 140 can be removed using a selective isotropic etch (e.g., wet chemical etch, non-directional dry plasma etch, etc.), where the isotropic etch etches laterally into the nano-sheet channel layers 140 of the unmasked cut-stack 155. The isotropic etch can remove a predetermined amount of material from the nano-sheet channel layers 140, where the etch can be a timed etch to uniformly remove an equal amount of material from the exposed ends of the nano-sheet channel layers 140. The isotropic etch can form recesses 145 having a predetermined recess depth into the nano-sheet channel layers 140. After a first etching process, the indentation fill layers 180 can extend passed the ends of the nano-sheet channel layers 140 by a predetermined distance. Each of the recesses 145 can extend into the area below the side spacer 163 and dummy gate 167. In various embodiments, the mask 190 can be removed from one or more of the masked cut-stacks 155 subsequent to the first etch.
FIG. 11 is a cross-sectional side view of an unmasked cut-stack with recessed nano-sheet channel layers and an unmasked cut-stack without recessed nano-sheet channel layers, in accordance with an embodiment of the present invention.
In one or more embodiments, the second masking layer 190 can be removed from one or more cut-stacks 155 after the portions of the nano-sheet channel layers 140 have been removed using a selective isotropic etch. The second masking layer 190 can be removed using processes known in the art (e.g., ashing, stripping, etc.). Removal of the second masking layer 190 can expose the previously masked cut-stack 155 for removal of a portion of the nano-sheet channel layers 140. The indentation fill layers 180 can protect the ends of the sacrificial release layers 130 during subsequent etching of the nano-sheet channel layers 140.
In one or more embodiments, additional portions of the one or more exposed nano-sheet channel layer(s) 140 can be removed from previously etched nano-sheet channel layer(s) using a second timed isotropic etch, for example, a wet etch or dry plasma etch, where the etchant can enter into the recesses 145 formed by the first etch. Additional etching steps may be used to remove additional material from one or more exposed cut-stacks 155. In various embodiments, the isotropic etch selectively removes nano-sheet channel layer material not otherwise covered by the dummy gate 160.
In one or more embodiments, portions of the one or more exposed nano-sheet channel layer(s) 140 can be removed from previously unetched cut-stacks 155, where the nano-sheet channel layer(s) are exposed by removal of the second mask 190, while nano-sheet channel layer(s) 140 of still masked cut-stack 155 can remain unaffected by the second and any subsequent etching steps.
The duration of the timed etch may be selected to remove a predetermined amount of nano-sheet channel layer material from each exposed recess 145, so the depth of the recess increases by the predetermined amount for all exposed nano-sheet channel layers 140. For example, an etch process that removes 1 nm of nano-sheet channel layer material per minute can be conducted for 2 minutes to increase the depth of the recesses 145 by 2 nm. The cut-stacks 155 that had previously undergone a 2 minute etch would therefore have recesses 145 that are 4 nm in depth, whereas the cut-stack that only underwent the second etch would have recesses with a 2 nm depth.
In various embodiments, the mask 190 can be removed from one or more of the still masked cut-stacks 155 subsequent to the second etch, and a third timed etch may be used to remove additional material from both the previously masked cut-stack and the exposed cut-stack to achieve three different predetermined etch depths for the recesses 145. The process can be repeated to prepare multiple cut-stacks 155 with different reces depths on the substrate 110. The recess depth can be greater than the indentation depth for at least one cut-stack 155.
In various embodiments, the mask(s) 190 can be removed from different cut-stacks 155 after a predetermined number of etching steps to expose previously unetched nano-sheet channel layer(s) 140, and masks 190 can be formed on previously etched nano-sheet channel layer(s) 140 to prevent further etching to thereby control the final recess depth of each of a plurality of cut-stacks 155 on a substrate 110. Additional etching steps may be used to remove additional material from the nano-sheet channel layers 140 of one or more exposed cut-stacks 155.
FIG. 12 is a cross-sectional side view of two cut-stacks having different sized recesses formed in the nano-sheet channel layers, in accordance with an embodiment of the present invention.
In one or more embodiments, the nano-sheet channel layers 140 can have a length in the range of about 15 nm to about 25 nm, or in the range of about 15 nm to about 20 nm, or in the range of about 19 nm to about 25 nm, although other lengths are also contemplated. In various embodiments, the nano-sheet channel layers of two different devices can have a difference in length in the range of about 2 nm to about 10 nm, or in the range of about 4 nm to about 10 nm, or in the range of about 2 nm to about 5 nm. In a non-limiting exemplary embodiment, the nano-sheet channel layers 140 of a first nano-sheet device can have a length in the range of about 15 nm to about 19 nm, and the nano-sheet channel layers 140 of a second nano-sheet device can have a length in the range of about 20 nm to about 25 nm, where the shorter nano-sheet channel layers can provide faster devices and the longer nano-sheet channel layers can provide devices with lower leakage current. In various embodiments, the recesses 145 can extend below the dummy gate fill 167 and side spacer 163, where the isotropic etch selectively removed nano-sheet channel layer material.
Different VTs can be achieved by laterally undercutting the nano-sheet channel layers 140 in different cut-stacks 155 by different amounts. The source and drain of each nano-sheet device can then be formed on the endwalls of the recessed nano-sheet channel layers 140 by in-situ doped epitaxy. As a result, the nano-sheet devices can have about the same physically gate length, LG, but different electrical gate length, LGe, due to different extents of lateral undercutting that reduces at least one lateral dimension (e.g., length) of the nano-sheet channel layers 140 to form the recesses 145.
FIG. 13 is a cross-sectional side view of source/drains formed on the nano-sheet channel layers on either side of each of the two cut-stacks, in accordance with an embodiment of the present invention.
In one or more embodiments, a source/drain (S/D) regions 200 can be formed on the nano-sheet channel layers 140, where the source/drain regions 200 can be formed by an epitaxial growth process on exposed crystalline faces of the nano-sheet channel layers 140. The source/drain regions 200 can be in physical and electrical contact with each of the one or more nano-sheet channel layer(s) 140 in the cut-stack 155.
In various embodiments, the source/drain region(s) 200 can be silicon or silicon-germanium suitably doped to form an n-type or a p-type field effect transistor (nFET or pFET). The S/D region(s) can be doped in situ (i.e. during formation).
FIG. 14 is a cross-sectional side view of an interlayer dielectric formed on the two cut-stacks and dummy gates, in accordance with an embodiment of the present invention.
In one or more embodiments, an interlayer dielectric (ILD) 210 can be formed on the source/drain region(s) 200. The interlayer dielectric (ILD) 210 can be formed by a blanket deposition that covers the source/drain region(s) 200, as well as portions of the dummy gate(s) 160, substrate insulator layer 120, and/or substrate surface. The interlayer dielectric (ILD) 210 can extend above the top surface of the dummy gates 160, and chemical-mechanical polishing (CMP) can be utilized to remove the excess material and provide a smooth, flat surface.
In various embodiments, the interlayer dielectric (ILD) 210 can be silicon oxide or a low-k dielectric, where the ILD can be formed by CVD, LPCVD, or spun on. In various embodiments, a low-k dielectric material can be a fluoride-doped silicon oxide (e.g., fluoride doped glass), a carbon-doped silicon oxide, a porous silicon oxide, a spin-on silicon based polymeric material (e.g., tetraethyl orthosilicatehydrogen (TEOS), silsesquioxane (HSQ) and methylsilsesquioxane (MSQ)), or combinations thereof.
FIG. 15 is a cross-sectional side view of an interlayer dielectric on the two cut-stacks after removal of the dummy gate fills, in accordance with an embodiment of the present invention.
In one or more embodiments, the dummy gate fill 167 of the dummy gate(s) 160 can be removed to expose the underlying cut-stack 155, where the dummy gate fill can be selectively removed. Selective removal of the dummy gate fill 167 can expose at least a portion of the underlying sacrificial release layer(s) 130, and nano-sheet channel layer(s) 140. Removal of the dummy gate fill 167 may also expose at least a portion of the indentation fill layer 180 directly below the side spacer 163. The side spacer 163 can remain around at least a portion of the cut-stack 155 to provide a defined opening 220 for formation of an active gate structure.
In one or more embodiments, the dummy gate fill 167 can be removed by an isotropic etch, for example, a wet etch, that is selective for the material of the dummy gate fill 167 relative to the side spacer 163, sacrificial release layer(s) 130, and nano-sheet channel layers 140.
FIG. 16 is a cut-away isometric view of the long axis of the patterned nano-sheet device after removing the dummy gate fill from within the side spacer, in accordance with an embodiment of the present invention.
As illustrated, the side spacer 163 can remain around at least a portion of the cut-stack 155 to provide a defined opening 220 for formation of an active gate structure, where a portion of the side spacer 163 has been cut away to show the opening formed by removal of the dummy gate fill 167 and the underlying cut-stack 155. Only portions of the ILD 210 on the source/drain regions 200 are shown. The ILD 210 can surround the source/drain regions 200 and side spacer 163. The dummy gate 160 can surround three sides of the patterned channel stack 150, and subsequent cut-stack 155.
FIG. 17 is a cross-sectional side view of a plurality of freed nano-sheet channel layers after removal of the intervening sacrificial release layers in the two cut-stacks, in accordance with an embodiment of the present invention.
In one or more embodiments, the remaining portions of the sacrificial release layer(s) 130 of the cut-stack(s) 155 can be removed to release the nano-sheet channel layer(s) 140, where the nano-sheet channel layer(s) 140 can be secured at the opposite end faces 142 to the source/drain regions 200 formed in the recess(es) 145. The indentation fill layer 180 can be between the source/drain regions 200 in the recess(es) 145. The nano-sheet channel layer(s) 140 can span the distance between the two source/drain regions 200 on opposites sides of the dummy gate. Removal of the sacrificial release layer(s) can form air gaps 139 between the nano-sheet channel layer(s) 140, where the nano-sheet channel layer(s) 140 can be exposed on the four sides not in direct contact with the source/drain regions 200 at opposite end faces 142.
In one or more embodiments, the sacrificial release layer(s) 130 can be removed using an isotropic etch, for example, a wet etch selective for the material of the sacrificial release layer(s) 130. In various embodiments, the etchant can be introduced into the opening 220, such that the etchant can access the sides of the cut-stack 155 including the sidewalls of the sacrificial release layer(s) 130. In various embodiments, a sacrificial release layer 130 is between the substrate insulator layer 120 and the lower-most nano-sheet channel layer 140, so a subsequently formed gate electrode (i.e., work function layer and gate fill layer) can wrap around the lower-most nano-sheet channel layer 140.
FIG. 18 is a cross-sectional side view of a gate dielectric layer on the exposed surfaces of the nano-sheets, in accordance with an embodiment of the present invention.
In one or more embodiments, a gate dielectric layer 230 can be formed on the exposed surfaces of the nano-sheet channel layer(s) 140, where the gate dielectric layer 230 can be formed by a conformal deposition process, for example, ALD, CVD, or combinations thereof. In various embodiments, the precursors for the gate dielectric layer 230 can be selected based on the ability of entering the spaces formed between the nanosheet channel layer(s) 140 vacated by the sacrificial release layer(s) 130. In one or more embodiments, the precursors for the gate dielectric layer 230 can be introduced into the opening(s) 220.
In one or more embodiments, the gate dielectric layer 230 can be formed on the exposed surfaces of the substrate insulator layer 120 on opposite sides of the cut-stack 155 at the bottom of the opening 220 within the side spacer 163. The gate dielectric layer 230 can also be formed on the inside surfaces of the side spacer 163.
In one or more embodiments, the gate dielectric layer 230 can be an insulating dielectric layer, for example, a silicon oxide (SiO), silicon nitride (SiN), silicon oxynitride (SiON), a high-K dielectric, or a suitable combination of these materials.
In various embodiments, the gate dielectric layer 230 can be a high-K dielectric material that can include, but is not limited to, transition metal oxides such as hafnium oxide (e.g., HfO2), hafnium silicon oxide (e.g., HfSiO4), hafnium silicon oxynitride (HfwSixOyNz), lanthanum oxide (e.g., La2O3), lanthanum aluminum oxide (e.g., LaAlO3), zirconium oxide (e.g., ZrO2), zirconium silicon oxide (e.g., ZrSiO4), zirconium silicon oxynitride (ZrwSixOyNz), tantalum oxide (e.g., TaO2, Ta2O5), titanium oxide (e.g., TiO2), barium strontium titanium oxide (e.g., BaTiO3—SrTiO3), barium titanium oxide (e.g., BaTiO3), strontium titanium oxide (e.g., SrTiO3), yttrium oxide (e.g., Y2O3), aluminum oxide (e.g., Al2O3), lead scandium tantalum oxide (Pb (ScxTa1-x)O3), and lead zinc niobate (e.g., PbZn1/3 Nb2/3 O3). The high-k material can further include dopants such as lanthanum and/or aluminum. The stoichiometry of the high-K compounds can vary.
In one or more embodiments, a work function layer 240 can be formed on the gate dielectric layer 230, where the work function layer and gate dielectric layer 230 can surround at least a portion of each of the one or more nano-sheet channel layer(s) 140. A work function layer 240 can be formed on the exposed portion(s) of the gate dielectric layer 230 between the nano-sheet channel layer(s) 140. The work function layer 240 can be formed on the gate dielectric layer 230 to adjust the electrical properties of a gate electrode. In various embodiments, the work function layer can be optional. A portion of the work function layer 240 can be formed on the gate dielectric layer 230 on the substrate insulator layer 120 beneath the bottom-most nano-sheet channel layer 140.
In one or more embodiments, the work function layer 240 can fill in the spaces between the gate dielectric layer 230 on the nanosheet channel layer(s) 140. The work function layer can be formed by a conformal deposition, for example, ALD.
In various embodiments, a work function layer 240 can be a conductive nitride, including but not limited to titanium nitride (TiN), titanium aluminum nitride (TiAlN), hafnium nitride (HfN), hafnium silicon nitride (HfSiN), tantalum nitride (TaN), tantalum silicon nitride (TaSiN), tungsten nitride (WN), molybdenum nitride (MoN), niobium nitride (NbN); a conductive carbide, including but not limited to titanium carbide (TiC), titanium aluminum carbide (TiAlC), tantalum carbide (TaC), hafnium carbide (HfC); or combinations thereof. The work function layer 240 can include multiple layers of work function materials, for example, a work function layer can be a TiN/TiC stack.
In various embodiments, the work function layer 240 can have a thickness in the range of about 3 nm to about 11 nm, or can have a thickness in the range of about 5 nm to about 8 nm.
FIG. 19 is a cross-sectional side view of a gate structure on each of the cut-stacks, in accordance with an embodiment of the present invention.
In one or more embodiments, a gate fill layer 250 can be formed on the gate dielectric layer 230 and/or work function layer 240 if present, where the gate fill layer 250 can fill in the space of opening 220 in between side spacers 163. The gate fill layer 250, gate dielectric layer 230, and optionally the work function layer 240, can form a gate structure on one or more nano-sheet channel layer(s) 140, where the gate fill layer 250 and work function layer 240 can form a conductive gate electrode.
In various embodiments, the gate fill layer 250 can be blanket deposited on the exposed surfaces of the gate dielectric layer 230 and/or work function layer 240. The formed gate fill layer 250 can extend above the top surface of the interlayer dielectric 210, where the gate fill layer material above the top surfaces of the interlayer dielectric 210 can be removed by a CMP to provide a flat, uniform surface.
In various embodiments, the gate fill layer 250 can be a conductive metal, where the metal can be tungsten (W), titanium (Ti), molybdenum (Mo), cobalt (Co), or a conductive carbon material (e.g., carbon nanotube, graphene, etc.), or any suitable combinations thereof.
In one or more embodiments, the gate dielectric layer 230 and the work function layer 240 can wrap around each of the nano-sheet channel layer(s) 140, and the gate fill layer 250 can surround the nano-sheet channel layer(s) 140 and work function layer 240. The gate dielectric layer 230 can extend up the inside surface of the side spacer 163, and the interlayer dielectric (ILD) 210 can be on the outside surface of the sidewall spacer 163.
In various embodiments, the width of the gate fill layer 250 or gate electrode at the top of the gate structure can be the same for both (or all) of the nano-sheet devices, whereas the width of the gate fill layer 250 at the bottom of the gate structure (adjacent to the top-most nano-sheet channel layer 140) can be greater than the width at the top for one or more of the gate structure(s) and less than the width at the top for one or more other gate structure(s). In various embodiments, the overlap between the gate fill layer 250 or gate electrode at the bottom of the gate structure adjacent to the top-most nano-sheet channel layer 140 and the portion of the source/drain regions 200 extending into the recess 145 can be the same, such that the overlap capacitance, Cov, of both nano-sheet devices is essentially the same (e.g., within process control tolerances), while the electrical gate lengths, LGe, and threshold voltage, VT, are different for each nano-sheet device. The overlap can be measured between the source/drain region 200 and the bottom area of the gate electrode. The lengths of the indentation fill layer 180 can adjust for the difference in the lengths of the nano-sheet channel layer(s) 140 of two different devices. Nano-sheet transistor devices can thereby be fabricated with the same physical gate length, LG, but with different electrical gate lengths, LGe, and resulting threshold voltages, VT. For a CMOS technology, transistors with different threshold voltages, VT, could achieve optimal tradeoff between performance and power consumption.
In various embodiments, electrical contacts can be formed to the gate structure and source/drain regions 200 for electrically connecting the nano-sheet devices.
It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
It should be understood that use of descriptions such as top, bottom, left, right, vertical, horizontal, or the like, are intended to be in reference to the orientation(s) illustrated in the figures, and are intended to be descriptive and to distinguish aspects of depicted features without being limiting. Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper,” and the like, may be used herein for ease of description to describe one element's or feature's relationship to another element(s) or feature(s) as illustrated in the FIGs. It will be understood that the spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the FIGs. For example, if the device in the FIGs. is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the term “below” can encompass both an orientation of above and below. The device may be otherwise oriented (rotated 90 degrees or at other orientations), and the spatially relative descriptors used herein may be interpreted accordingly. In addition, it will also be understood that when a layer is referred to as being “between” two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present.
It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another element. Reference to first, second, third, etc., feature is intended to distinguish features without necessarily implying a particular order unless otherwise so stated or indicated. Thus, a first element discussed herein could be termed a second element without departing from the scope of the present concept.
The present embodiments may include a design for an integrated circuit chip, which may be created in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
Methods as described herein may be used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.
Reference in the specification to “one embodiment” or “an embodiment” of the present invention, as well as other variations thereof, means that a particular feature, structure, characteristic, and so forth described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearances of the phrase “in one embodiment” or “in an embodiment”, as well any other variations, appearing in various places throughout the specification are not necessarily all referring to the same embodiment.
It is to be appreciated that the use of any of the following “/”, “and/or”, and “at least one of”, for example, in the cases of “A/B”, “A and/or B” and “at least one of A and B”, is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of both options (A and B). As a further example, in the cases of “A, B, and/or C” and “at least one of A, B, and C”, such phrasing is intended to encompass the selection of the first listed option (A) only, or the selection of the second listed option (B) only, or the selection of the third listed option (C) only, or the selection of the first and the second listed options (A and B) only, or the selection of the first and third listed options (A and C) only, or the selection of the second and third listed options (B and C) only, or the selection of all three options (A and B and C). This may be extended, as readily apparent by one of ordinary skill in this and related arts, for as many items listed.
Having described preferred embodiments of a device and fabrication method (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.

Claims (41)

The invention claimed is:
1. A method of forming two or more nano-sheet devices with varying channel lengths, comprising:
forming at least two cut-stacks including a plurality of sacrificial release layers and at least one alternating nano-sheet channel layer on a substrate;
removing a portion of the plurality of sacrificial release layers to form indentations having an indentation depth in the plurality of sacrificial release layers;
removing a portion of the at least one alternating nano-sheet channel layer in a first of the at least two cut-stacks to form a first recess having a first recess depth in the at least one alternating nano-sheet channel layer; and
removing a portion of the at least one alternating nano-sheet channel layer in a second of the at least two cut-stacks to provide two different channel lengths.
2. The method of claim 1, further comprising forming the plurality of sacrificial release layers and the at least one alternating nano-sheet channel layer on the substrate by an epitaxially growth process, patterning and etching the plurality of sacrificial release layers and the at least one alternating nano-sheet channel layer to form a channel stack, and forming a dummy gate on the channel stack.
3. The method of claim 2, wherein the at least two cut-stacks are formed from the same channel stack.
4. The method of claim 1, further comprising forming a mask on at least one of the at least two cut-stacks after removing a portion of the plurality of sacrificial release layers, and removing an additional portion of the plurality of sacrificial release layers from the unmasked cut-stacks.
5. The method of claim 4, wherein the additional portion of the plurality of sacrificial release layers is removed using an isotropic wet etch.
6. The method of claim 1, further comprising foaming forming a mask on at least one of the at least two cut-stacks before removing a portion of the at least one alternating nano-sheet channel layer to form a recess in the unmasked cut-stacks.
7. The method of claim 6, further comprising removing the mask from the at least one of the at least two cut-stacks after removing a portion of the at least one alternating nano-sheet channel layer, and removing a portion of the at least one alternating nano-sheet channel layer to form a recess in the previously masked at least one of the at least two cut-stacks and an additional portion of the at least one alternating nano-sheet channel layer from the unmasked at least one of the at least two cut-stacks.
8. The method of claim 1, further comprising forming a source/drain on each of the at least two cut-stacks.
9. The method of claim 8, wherein the source/drains are epitaxially grown on the exposed surfaces of the at least one alternating nano-sheet channel layer.
10. A method of forming two or more nano-sheet devices with varying channel lengths, comprising:
forming a channel stack including a plurality of sacrificial release layers and at least one alternating nano-sheet channel layer on a substrate;
forming at least two or more cut-stacks from the channel stack, where each of the at least two or more cut-stacks includes a plurality of sacrificial release layers and at least one alternating nano-sheet channel layer;
removing a portion of the plurality of sacrificial release layers to form indentations having an indentation depth in the plurality of sacrificial release layers;
forming an indentation fill layer in the indentations;
forming a mask on at least one of the two or more cut-stacks; and
removing a portion of the at least one alternating nano-sheet channel layer to form a recess in the unmasked cut-stacks.
11. The method of claim 10, further comprising removing the mask from the at least one of the two or more cut-stacks after removing a portion of the at least one alternating nano-sheet channel layer, and removing a portion of the at least one alternating nano-sheet channel layer to form a recess in the previously masked at least one of the two or more cut-stacks and an additional portion of the at least one alternating nano-sheet channel layer from the at least one unmasked of the two or more cut-stacks.
12. The method of claim 11, further comprising forming a source/drain on each of the two or more cut-stacks.
13. The method of claim 12, further comprising forming a gate structure on each of the two or more cut-stacks.
14. A method of forming two or more nano-sheet devices with varying channel lengths, comprising:
forming at least two cut-stacks including a plurality of sacrificial release layers and at least one alternating nano-sheet channel layer on a substrate;
removing a portion of the plurality of sacrificial release layers to form indentations having an indentation depth in the plurality of sacrificial release layers; and
removing a portion of the at least one alternating nano-sheet channel layer to form a recess having a recess depth in the at least one alternating nano-sheet channel layer, wherein the one of the two or more nano-sheet devices has a different threshold voltage, VT, than the other of the two or more nano-sheet devices by altering the length of the at least one alternating nano-sheet channel layer.
15. The method of claim 14, wherein an isotropic etch forms the indentations having a predetermined indentation depth in the range of about 2 nm to about 10 nm.
16. The method of claim 14, wherein the sacrificial release layers have a thickness in the range of about 5 nm to about 20 nm.
17. The method of claim 14, wherein the sacrificial release layers are silicon-germanium (SiGe).
18. The method of claim 14, wherein the at least one alternating nano-sheet channel layer is epitaxially grown on a crystalline surface of the substrate.
19. The method of claim 14, wherein the at least one alternating nano-sheet channel layer is a single crystal silicon layer on a crystalline sacrificial release layer.
20. A method of forming nano-sheet devices, the method comprising:
providing at least two dummy gate structures, each of the dummy gate structures (i) disposed on a cut-stack comprising alternating sacrificial release layers and nano-sheet channel layers and (ii) comprising opposing side spacers, each side spacer having opposing inside and outside surfaces;
forming first lateral indentations of a first depth in a first plurality of sacrificial release layers of a first cut-stack;
forming second lateral indentations of a second depth in a second plurality of sacrificial release layers of a second cut-stack, wherein the second depth is greater than the first depth; and
filling the first lateral indentations in the first cut-stack and the second lateral indentations in the second cut-stack with a dielectric material.
21. The method of claim 20, further comprising:
forming third lateral indentations to a third depth in sacrificial release layers of a third cut-stack, wherein the third depth is greater than the second depth.
22. The method of claim 20, wherein the first depth is less than a distance between the opposing inside and outside surfaces of a side spacer of the first dummy gate structure.
23. The method of claim 20, wherein the second depth is greater than a distance between the opposing inside and outside surfaces of a side spacer of the second dummy gate structure.
24. The method of claim 20, wherein forming the second lateral indentations in the second cut-stack comprises:
laterally etching sacrificial release layers of an unmasked second cut-stack.
25. The method of claim 20, further comprising:
subsequent to filling the first lateral indentations and the second lateral indentations, epitaxially growing a source/drain material on exposed faces of nano-sheet channel layers of the first cut-stack and the second cut-stack.
26. The method of claim 25, further comprising:
subsequent to epitaxially growing the source/drain material, replacing the dummy gate structures with active gate structures.
27. The method of claim 20, wherein the first depth is in a range of about 2 nm and about 5 nm and second depth is in a range of about 5 nm and about 10 nm.
28. The method of claim 20, wherein an uppermost layer of the alternating sacrificial release layers and nano-sheet channel layers of a cut-stack is a sacrificial release layer.
29. The method of claim 20, wherein providing the at least two dummy gate structures comprises using a double patterning process.
30. A method of forming nano-sheet devices comprising:
providing at least two dummy gate structures, each of the dummy gate structures (i) disposed on a cut-stack comprising alternating sacrificial release layers and nano-sheet channel layers, (ii) comprising opposing side spacers, each side spacer having opposing inside and outside surfaces, the opposing inside surfaces being a distance apart, and (iii) having the distance between opposing inside surfaces being substantially the same;
recessing end portions of first nano-sheet channel layers of a first cut-stack to a first depth;
recessing end portions of second nano-sheet channel layers of a second cut-stack to a second depth, wherein the second depth is greater than the first depth;
forming source/drain regions contacting each of the first and second nano-sheet channel layers; and
replacing the dummy gate structures with active gate structures.
31. The method of claim 30, further comprising:
recessing end portions of third nano-sheet channel layers of a third cut-stack to a third depth, wherein the third depth is greater than the second depth.
32. The method of claim 30, wherein recessing end portions of the second nano-sheet channel layers comprises:
laterally etching nano-sheet channel layers of an unmasked second cut-stack.
33. The method of claim 30, wherein the first and second cut-stacks comprise nano-sheet channel layers of a length in a range of about 19 nm and about 25 nm.
34. The method of claim 30, wherein a difference between a first length of the first nanosheet channel layers of the first cut-stack and a second length of the second nanosheet channel layers of the second cut-stack is in a range of about 2 nm to about 5 nm.
35. The method of claim 30, wherein a distance separating opposing source/drain regions of the first cut-stack is greater than a distance separating opposing source/drain regions of the second cut-stack.
36. The method of claim 30, wherein an uppermost layer of the alternating sacrificial release layers and nano-sheet channel layers is a sacrificial release layer.
37. The method of claim 30, wherein providing the at least two dummy gate structures comprises using a double patterning process.
38. The method of claim 30, further comprising:
prior to recessing the end portions of the first nano-sheet channel layers of the first cut-stack:
forming first lateral indentations to a third depth in the sacrificial release layers of the first cut-stack; and
forming second lateral indentations to a fourth depth in the sacrificial release layers of the second cut-stack, wherein the fourth depth is greater than the third depth.
39. The method of claim 38, further comprising:
filling the first lateral indentations in the first cut-stack and the second lateral indentations in the second cut-stack with a dielectric material.
40. A method of forming nano-sheet devices comprising:
providing at least two dummy gate structures, each of the dummy gate structures (i) disposed on cut-stacks comprising alternating sacrificial release layers and nano-sheet channel layers, (ii) comprising opposing side spacers, each side spacer having opposing inside and outside surfaces, the opposing inside surfaces being a distance apart, and (iii) having the distance between opposing inside surfaces being substantially the same;
recessing end portions of a plurality of nano-sheet channel layers of a first cut-stack to a first depth;
recessing end portions of a plurality of nano-sheet channel layers of a second cut-stack to a second depth, wherein the second depth is greater than the first depth;
forming source/drain regions contacting each of the plurality of first and second nano-sheet channel layers, wherein a distance separating opposing source/drain regions of the first cut-stack is greater than a distance separating opposing source/drain regions of the second cut-stack;
replacing the dummy gate structures with active gate structures.
41. The method of claim 40, further comprising:
recessing end portions of a plurality of nano-sheet channel layers of a third cut-stack to a third depth, wherein the third depth is greater than the second depth.
US17/338,459 2016-09-19 2021-06-03 Fabrication of nano-sheet transistors with different threshold voltages Active USRE49954E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US17/338,459 USRE49954E1 (en) 2016-09-19 2021-06-03 Fabrication of nano-sheet transistors with different threshold voltages

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/268,993 US9653289B1 (en) 2016-09-19 2016-09-19 Fabrication of nano-sheet transistors with different threshold voltages
US15/462,372 US10312337B2 (en) 2016-09-19 2017-03-17 Fabrication of nano-sheet transistors with different threshold voltages
US17/338,459 USRE49954E1 (en) 2016-09-19 2021-06-03 Fabrication of nano-sheet transistors with different threshold voltages

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US15/268,993 Continuation US9653289B1 (en) 2016-09-19 2016-09-19 Fabrication of nano-sheet transistors with different threshold voltages
US15/462,372 Reissue US10312337B2 (en) 2016-09-19 2017-03-17 Fabrication of nano-sheet transistors with different threshold voltages

Publications (1)

Publication Number Publication Date
USRE49954E1 true USRE49954E1 (en) 2024-04-30

Family

ID=58670602

Family Applications (4)

Application Number Title Priority Date Filing Date
US15/268,993 Active US9653289B1 (en) 2016-09-19 2016-09-19 Fabrication of nano-sheet transistors with different threshold voltages
US15/462,372 Ceased US10312337B2 (en) 2016-09-19 2017-03-17 Fabrication of nano-sheet transistors with different threshold voltages
US15/462,447 Active US10177235B2 (en) 2016-09-19 2017-03-17 Nano-sheet transistors with different threshold voltages
US17/338,459 Active USRE49954E1 (en) 2016-09-19 2021-06-03 Fabrication of nano-sheet transistors with different threshold voltages

Family Applications Before (3)

Application Number Title Priority Date Filing Date
US15/268,993 Active US9653289B1 (en) 2016-09-19 2016-09-19 Fabrication of nano-sheet transistors with different threshold voltages
US15/462,372 Ceased US10312337B2 (en) 2016-09-19 2017-03-17 Fabrication of nano-sheet transistors with different threshold voltages
US15/462,447 Active US10177235B2 (en) 2016-09-19 2017-03-17 Nano-sheet transistors with different threshold voltages

Country Status (1)

Country Link
US (4) US9653289B1 (en)

Families Citing this family (93)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10283638B2 (en) * 2015-08-03 2019-05-07 Samsung Electronics Co., Ltd. Structure and method to achieve large strain in NS without addition of stack-generated defects
US9941405B2 (en) * 2016-03-21 2018-04-10 Samsung Electronics Co., Ltd. Nanosheet and nanowire devices having source/drain stressors and methods of manufacturing the same
KR102506426B1 (en) * 2016-06-07 2023-03-08 삼성전자주식회사 Semiconductor device
KR102527382B1 (en) * 2016-06-21 2023-04-28 삼성전자주식회사 Semiconductor devices
TWI739879B (en) * 2016-08-10 2021-09-21 日商東京威力科創股份有限公司 Extension region for a semiconductor device
US9653289B1 (en) * 2016-09-19 2017-05-16 International Business Machines Corporation Fabrication of nano-sheet transistors with different threshold voltages
US9853025B1 (en) * 2016-10-14 2017-12-26 International Business Machines Corporation Thin film metallic resistors formed by surface treatment of insulating layer
US10600638B2 (en) 2016-10-24 2020-03-24 International Business Machines Corporation Nanosheet transistors with sharp junctions
US10290546B2 (en) * 2016-11-29 2019-05-14 Taiwan Semiconductor Manufacturing Co., Ltd. Threshold voltage adjustment for a gate-all-around semiconductor structure
US9947767B1 (en) 2017-01-26 2018-04-17 International Business Machines Corporation Self-limited inner spacer formation for gate-all-around field effect transistors
US10170584B2 (en) * 2017-01-27 2019-01-01 International Business Machines Corporation Nanosheet field effect transistors with partial inside spacers
US9991254B1 (en) * 2017-03-09 2018-06-05 International Business Machines Corporation Forming horizontal bipolar junction transistor compatible with nanosheets
US10297663B2 (en) * 2017-04-19 2019-05-21 International Business Machines Corporation Gate fill utilizing replacement spacer
US10756174B2 (en) 2017-04-26 2020-08-25 Taiwan Semiconductor Manufacturing Co., Ltd. Multiple-stacked semiconductor nanowires and source/drain spacers
US10008583B1 (en) 2017-05-08 2018-06-26 Samsung Electronics Co., Ltd. Gate-all-around nanosheet field-effect transistors and methods of manufacturing the same
US10269983B2 (en) * 2017-05-09 2019-04-23 Globalfoundries Inc. Stacked nanosheet field-effect transistor with air gap spacers
US10410933B2 (en) * 2017-05-23 2019-09-10 Globalfoundries Inc. Replacement metal gate patterning for nanosheet devices
US10475902B2 (en) 2017-05-26 2019-11-12 Taiwan Semiconductor Manufacturing Co. Ltd. Spacers for nanowire-based integrated circuit device and method of fabricating same
US11121131B2 (en) * 2017-06-23 2021-09-14 Samsung Electronics Co., Ltd. Semiconductor device and method of manufacturing the same
KR102293127B1 (en) * 2017-06-23 2021-08-26 삼성전자주식회사 Semiconductor device and method for manufacturing the same
US9991352B1 (en) * 2017-07-17 2018-06-05 Globalfoundries Inc. Methods of forming a nano-sheet transistor device with a thicker gate stack and the resulting device
US10546942B2 (en) * 2017-07-25 2020-01-28 International Business Machines Corporation Nanosheet transistor with optimized junction and cladding defectivity control
CN109427779B (en) 2017-08-22 2021-07-13 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and forming method thereof
US10177227B1 (en) * 2017-08-28 2019-01-08 Applied Materials, Inc. Method for fabricating junctions and spacers for horizontal gate all around devices
KR102316293B1 (en) 2017-09-18 2021-10-22 삼성전자주식회사 Semiconductor devices
CN107749421B (en) * 2017-09-30 2020-11-10 中国科学院微电子研究所 Vertically stacked gate-all-around nanowire transistor and preparation method thereof
US10014390B1 (en) * 2017-10-10 2018-07-03 Globalfoundries Inc. Inner spacer formation for nanosheet field-effect transistors with tall suspensions
US10553495B2 (en) * 2017-10-19 2020-02-04 International Business Machines Corporation Nanosheet transistors with different gate dielectrics and workfunction metals
US10269965B1 (en) * 2017-10-25 2019-04-23 Taiwan Semiconductor Manufacturing Company Ltd. Multi-gate semiconductor device and method for forming the same
US10355102B2 (en) 2017-11-15 2019-07-16 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and method of manufacturing the same
US10418493B2 (en) * 2017-12-19 2019-09-17 International Business Machines Corporation Tight pitch stack nanowire isolation
US10546957B2 (en) * 2018-01-11 2020-01-28 International Business Machines Corporation Nanosheet FET including all-around source/drain contact
US10192867B1 (en) * 2018-02-05 2019-01-29 Globalfoundries Inc. Complementary FETs with wrap around contacts and method of forming same
CN110246689B (en) * 2018-03-09 2022-05-24 三星电子株式会社 Ceramic dielectric and method for manufacturing the same, ceramic electronic component and electronic device
CN110265301B (en) * 2018-03-12 2022-07-26 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and forming method thereof
US11062959B2 (en) * 2018-03-19 2021-07-13 International Business Machines Corporation Inner spacer and junction formation for integrating extended-gate and standard-gate nanosheet transistors
US10388577B1 (en) 2018-03-28 2019-08-20 International Business Machines Corporation Nanosheet devices with different types of work function metals
US10367061B1 (en) * 2018-03-30 2019-07-30 International Business Machines Corporation Replacement metal gate and inner spacer formation in three dimensional structures using sacrificial silicon germanium
US11756996B2 (en) 2018-04-20 2023-09-12 International Business Machines Corporation Formation of wrap-around-contact for gate-all-around nanosheet FET
US10504900B2 (en) * 2018-04-23 2019-12-10 International Business Machines Corporation Enhanced field Resistive RAM integrated with nanosheet technology
CN110459172B (en) 2018-05-08 2020-06-09 京东方科技集团股份有限公司 Pixel driving circuit, driving method and display device
US11342411B2 (en) * 2018-06-29 2022-05-24 Intel Corporation Cavity spacer for nanowire transistors
US11031239B2 (en) 2018-06-29 2021-06-08 Taiwan Semiconductor Manufacturing Co., Ltd. Germanium nanosheets and methods of forming the same
CN110729245A (en) * 2018-07-16 2020-01-24 中芯国际集成电路制造(上海)有限公司 Semiconductor device and manufacturing method thereof
KR20210035804A (en) * 2018-07-26 2021-04-01 소니 세미컨덕터 솔루션즈 가부시키가이샤 Semiconductor device
US10510622B1 (en) * 2018-07-27 2019-12-17 Globalfoundries Inc. Vertically stacked complementary-FET device with independent gate control
US10510620B1 (en) * 2018-07-27 2019-12-17 GlobalFoundries, Inc. Work function metal patterning for N-P space between active nanostructures
US10566248B1 (en) 2018-07-27 2020-02-18 Globalfoundries Inc. Work function metal patterning for N-P spaces between active nanostructures using unitary isolation pillar
US11038043B2 (en) * 2018-07-31 2021-06-15 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and manufacturing method thereof
DE102019112545A1 (en) * 2018-07-31 2020-02-06 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor component and method for its production
US10879394B2 (en) * 2018-07-31 2020-12-29 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and method of forming the same
US11069818B2 (en) 2018-09-14 2021-07-20 Samsung Electronics Co., Ltd. Semiconductor device
US10559566B1 (en) 2018-09-17 2020-02-11 International Business Machines Corporation Reduction of multi-threshold voltage patterning damage in nanosheet device structure
US10741456B2 (en) * 2018-10-10 2020-08-11 International Business Machines Corporation Vertically stacked nanosheet CMOS transistor
CN111180513B (en) * 2018-11-12 2023-07-14 中芯国际集成电路制造(上海)有限公司 Semiconductor device and method of forming the same
US10756176B2 (en) 2018-11-13 2020-08-25 International Business Machines Corporation Stacked nanosheet technology with uniform Vth control
US10886275B2 (en) * 2019-02-04 2021-01-05 International Business Machines Corporation Nanosheet one transistor dynamic random access device with silicon/silicon germanium channel and common gate structure
US10832907B2 (en) * 2019-02-15 2020-11-10 International Business Machines Corporation Gate-all-around field-effect transistor devices having source/drain extension contacts to channel layers for reduced parasitic resistance
US10833168B2 (en) * 2019-03-08 2020-11-10 International Business Machines Corporation Complementary metal-oxide-semiconductor (CMOS) nanosheet devices with epitaxial source/drains and replacement metal gate structures
US10937860B2 (en) * 2019-03-14 2021-03-02 International Business Machines Corporation Nanosheet transistor bottom isolation
US10971630B2 (en) * 2019-04-24 2021-04-06 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor structure having both gate-all-around devices and planar devices
KR20200136133A (en) 2019-05-27 2020-12-07 삼성전자주식회사 Semiconductor devices and methods of manufacturing the same
US11037832B2 (en) * 2019-05-29 2021-06-15 International Business Machines Corporation Threshold voltage adjustment by inner spacer material selection
KR20200137405A (en) 2019-05-30 2020-12-09 삼성전자주식회사 Semiconductor devices
KR20200142158A (en) 2019-06-11 2020-12-22 삼성전자주식회사 Semiconductor devices
KR20200143988A (en) 2019-06-17 2020-12-28 삼성전자주식회사 Integrated circuits and method of manufacturing the same
US10978573B2 (en) 2019-07-08 2021-04-13 International Business Machines Corporation Spacer-confined epitaxial growth
US10950610B2 (en) 2019-07-18 2021-03-16 Globalfoundries U.S. Inc. Asymmetric gate cut isolation for SRAM
US11081568B2 (en) * 2019-07-22 2021-08-03 International Business Machines Corporation Protective bilayer inner spacer for nanosheet devices
US10825736B1 (en) 2019-07-22 2020-11-03 International Business Machines Corporation Nanosheet with selective dipole diffusion into high-k
KR20210013833A (en) 2019-07-29 2021-02-08 삼성전자주식회사 Semiconductor device
CN112309864B (en) * 2019-07-31 2023-10-17 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and forming method thereof
CN112420831B (en) * 2019-08-23 2024-05-14 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and forming method thereof
US11495540B2 (en) * 2019-10-22 2022-11-08 Tokyo Electron Limited Semiconductor apparatus having stacked devices and method of manufacture thereof
US11393925B2 (en) * 2019-12-31 2022-07-19 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device structure with nanostructure
DE102020120432B4 (en) 2019-12-31 2024-10-02 Taiwan Semiconductor Manufacturing Co., Ltd. semiconductor device structure and its manufacturing process
US11329167B2 (en) 2020-01-08 2022-05-10 International Business Machines Corporation Fishbone long channel nanosheet device
US11404417B2 (en) * 2020-02-26 2022-08-02 Taiwan Semiconductor Manufacturing Co., Ltd. Low leakage device
US11205698B2 (en) 2020-04-17 2021-12-21 International Business Machines Corporation Multiple work function nanosheet transistors with inner spacer modulation
US11164960B1 (en) 2020-04-28 2021-11-02 International Business Machines Corporation Transistor having in-situ doped nanosheets with gradient doped channel regions
US20210367034A1 (en) * 2020-05-22 2021-11-25 Taiwan Semiconductor Manufacturing Company Limited Memory devices and methods of manufacturing thereof
US11295988B2 (en) * 2020-06-11 2022-04-05 International Business Machines Corporation Semiconductor FET device with bottom isolation and high-κ first
CN113838803B (en) * 2020-06-24 2024-05-17 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and forming method thereof
US11728391B2 (en) * 2020-08-07 2023-08-15 Taiwan Semiconductor Manufacturing Co., Ltd. 2d-channel transistor structure with source-drain engineering
CN112186040B (en) * 2020-08-31 2022-12-02 中国科学院微电子研究所 Semiconductor device, manufacturing method thereof and electronic equipment
CN112185892B (en) * 2020-09-09 2023-04-07 中国科学院微电子研究所 Semiconductor device and manufacturing method thereof, integrated circuit and electronic equipment
US12009267B2 (en) * 2021-03-16 2024-06-11 Nxp B.V. Nanosheet device with different gate lengths in same stack
US20220336585A1 (en) * 2021-04-16 2022-10-20 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor devices having parasitic channel structures
US20220367683A1 (en) * 2021-05-13 2022-11-17 Taiwan Semiconductor Manufacturing Company, Ltd. Structure and Method for Multigate Devices with Suppressed Diffusion
US20230037719A1 (en) * 2021-08-08 2023-02-09 Applied Materials, Inc. Methods of forming bottom dielectric isolation layers
US11784225B2 (en) * 2021-08-30 2023-10-10 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure, method of forming stacked unit layers and method of forming stacked two-dimensional material layers
FR3125915A1 (en) * 2021-10-07 2023-02-03 Commissariat A L'energie Atomique Et Aux Energies Alternatives ISOTROPIC SELECTIVE SILICON ETCHING PROCESS
CN114613842B (en) * 2022-03-14 2023-04-25 中国工程物理研究院电子工程研究所 On-chip integrated ultrafast nano electronic device and preparation method thereof

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060240622A1 (en) 2005-04-21 2006-10-26 Samsung Electronics Co., Ltd. Multi-channel semiconductor device and method of manufacturing the same
US7759142B1 (en) 2008-12-31 2010-07-20 Intel Corporation Quantum well MOSFET channels having uni-axial strain caused by metal source/drains, and conformal regrowth source/drains
US8309950B2 (en) * 2009-09-16 2012-11-13 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method thereof
US20130161698A1 (en) 2011-12-27 2013-06-27 Fabio Alessio Marino E-mode hfet device
US20140061722A1 (en) 2012-05-09 2014-03-06 Taiwan Semiconductor Manufacturing Company, Ltd. Transistors, Semiconductor Devices, and Methods of Manufacture Thereof
US20140225065A1 (en) 2011-12-23 2014-08-14 Willy Rachmady Non-planar gate all-around device and method of fabrication thereof
US20140346564A1 (en) 2013-05-24 2014-11-27 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-Threshold Voltage FETs
US20150318282A1 (en) 2014-05-05 2015-11-05 Samsung Electronics Co., Ltd. Multiple Channel Length Finfets with Same Physical Gate Length
US20150333162A1 (en) 2014-05-16 2015-11-19 Globalfoundries Inc. Methods of forming nanowire devices with metal-insulator-semiconductor source/drain contacts and the resulting devices
US20150372104A1 (en) 2014-06-23 2015-12-24 Stmicroelctronics, Inc. Multi-channel gate-all-around fet
US20160027870A1 (en) 2014-07-25 2016-01-28 International Business Machines Corporation Fabrication of perfectly symmetric gate-all-around fet on suspended nanowire using interface interaction
US20160099338A1 (en) * 2014-10-03 2016-04-07 International Business Machines Corporation Stacked planar double-gate lamellar field-effect transistor
US20170005180A1 (en) 2015-06-30 2017-01-05 International Business Machines Corporation Internal spacer formation from selective oxidation for fin-first wire-last replacement gate-all-around nanowire fet
US9653289B1 (en) * 2016-09-19 2017-05-16 International Business Machines Corporation Fabrication of nano-sheet transistors with different threshold voltages
US20170170331A1 (en) * 2015-12-09 2017-06-15 Samsung Electronics Co., Ltd. Semiconductor device
US9812449B2 (en) 2015-11-20 2017-11-07 Samsung Electronics Co., Ltd. Multi-VT gate stack for III-V nanosheet devices with reduced parasitic capacitance
US20180047832A1 (en) * 2016-08-10 2018-02-15 Tokyo Electron Limited Extension region for a semiconductor device

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060240622A1 (en) 2005-04-21 2006-10-26 Samsung Electronics Co., Ltd. Multi-channel semiconductor device and method of manufacturing the same
US7759142B1 (en) 2008-12-31 2010-07-20 Intel Corporation Quantum well MOSFET channels having uni-axial strain caused by metal source/drains, and conformal regrowth source/drains
US8309950B2 (en) * 2009-09-16 2012-11-13 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method thereof
US20140225065A1 (en) 2011-12-23 2014-08-14 Willy Rachmady Non-planar gate all-around device and method of fabrication thereof
US20130161698A1 (en) 2011-12-27 2013-06-27 Fabio Alessio Marino E-mode hfet device
US20140061722A1 (en) 2012-05-09 2014-03-06 Taiwan Semiconductor Manufacturing Company, Ltd. Transistors, Semiconductor Devices, and Methods of Manufacture Thereof
US20140346564A1 (en) 2013-05-24 2014-11-27 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-Threshold Voltage FETs
US20150318282A1 (en) 2014-05-05 2015-11-05 Samsung Electronics Co., Ltd. Multiple Channel Length Finfets with Same Physical Gate Length
US20150333162A1 (en) 2014-05-16 2015-11-19 Globalfoundries Inc. Methods of forming nanowire devices with metal-insulator-semiconductor source/drain contacts and the resulting devices
US20150372104A1 (en) 2014-06-23 2015-12-24 Stmicroelctronics, Inc. Multi-channel gate-all-around fet
US20160027870A1 (en) 2014-07-25 2016-01-28 International Business Machines Corporation Fabrication of perfectly symmetric gate-all-around fet on suspended nanowire using interface interaction
US20160099338A1 (en) * 2014-10-03 2016-04-07 International Business Machines Corporation Stacked planar double-gate lamellar field-effect transistor
US20170005180A1 (en) 2015-06-30 2017-01-05 International Business Machines Corporation Internal spacer formation from selective oxidation for fin-first wire-last replacement gate-all-around nanowire fet
US9812449B2 (en) 2015-11-20 2017-11-07 Samsung Electronics Co., Ltd. Multi-VT gate stack for III-V nanosheet devices with reduced parasitic capacitance
US20170170331A1 (en) * 2015-12-09 2017-06-15 Samsung Electronics Co., Ltd. Semiconductor device
US20180047832A1 (en) * 2016-08-10 2018-02-15 Tokyo Electron Limited Extension region for a semiconductor device
US9653289B1 (en) * 2016-09-19 2017-05-16 International Business Machines Corporation Fabrication of nano-sheet transistors with different threshold voltages

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
List of IBM Patents or Patent Applications Treated as Related dated Mar. 17, 2017, 2 pages.
Office Action in corresponding U.S. Appl. No. 15/462,372 dated Apr. 6, 2018, pp. 1-18.
Office Action in corresponding U.S. Appl. No. 15/462,447 dated May 18, 2018, pp. 1-13.
Office Action in corresponding U.S. Appl. No. 15/462,447 dated Nov. 3, 2017, pp. 1-13.

Also Published As

Publication number Publication date
US20180083113A1 (en) 2018-03-22
US10177235B2 (en) 2019-01-08
US9653289B1 (en) 2017-05-16
US10312337B2 (en) 2019-06-04
US20180082902A1 (en) 2018-03-22

Similar Documents

Publication Publication Date Title
USRE49954E1 (en) Fabrication of nano-sheet transistors with different threshold voltages
US11342446B2 (en) Nanosheet field effect transistors with partial inside spacers
US10998230B2 (en) Fabrication of self-aligned gate contacts and source/drain contacts directly above gate electrodes and source/drains
US10541331B2 (en) Fabrication of a vertical fin field effect transistor with an asymmetric gate structure
US10784357B2 (en) Fabrication of vertical field effect transistor structure with controlled gate length
US10784365B2 (en) Fin field effect transistor fabrication and devices having inverted T-shaped gate
US10903361B2 (en) Fabrication of a vertical field effect transistor device with a modified vertical fin geometry

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: TESSERA LLC, CALIFORNIA

Free format text: CHANGE OF NAME;ASSIGNOR:TESSERA, INC.;REEL/FRAME:059498/0010

Effective date: 20211001

AS Assignment

Owner name: TESSERA, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:059795/0457

Effective date: 20191227

Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BALAKRISHNAN, KARTHIK;CHENG, KANGGUO;HASHEMI, POUYA;AND OTHERS;SIGNING DATES FROM 20160913 TO 20160914;REEL/FRAME:059795/0435

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA

Free format text: SECURITY INTEREST;ASSIGNORS:ADEIA GUIDES INC.;ADEIA MEDIA HOLDINGS LLC;ADEIA MEDIA SOLUTIONS INC.;AND OTHERS;REEL/FRAME:063707/0884

Effective date: 20230519