USRE41842E1 - Methods of forming electrical interconnects on integrated circuit substrates using selective slurries - Google Patents

Methods of forming electrical interconnects on integrated circuit substrates using selective slurries Download PDF

Info

Publication number
USRE41842E1
USRE41842E1 US11/493,014 US49301406A USRE41842E US RE41842 E1 USRE41842 E1 US RE41842E1 US 49301406 A US49301406 A US 49301406A US RE41842 E USRE41842 E US RE41842E
Authority
US
United States
Prior art keywords
electrically insulating
insulating layer
forming
layer
electrically conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US11/493,014
Inventor
In-kwon Jeong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Priority to US11/493,014 priority Critical patent/USRE41842E1/en
Application granted granted Critical
Publication of USRE41842E1 publication Critical patent/USRE41842E1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76819—Smoothing of the dielectric
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/7684—Smoothing; Planarisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H01L21/31053—Planarisation of the insulating layers involving a dielectric removal step
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604—Deposition from a gas or vapour
    • H01L21/31608—Deposition of SiO2
    • H01L21/31612—Deposition of SiO2 on a silicon body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604—Deposition from a gas or vapour
    • H01L21/31625—Deposition of boron or phosphorus doped silicon oxide, e.g. BSG, PSG, BPSG
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604—Deposition from a gas or vapour
    • H01L21/31629—Deposition of halogen doped silicon oxide, e.g. fluorine doped silicon oxide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/32115—Planarisation
    • H01L21/3212—Planarisation by chemical mechanical polishing [CMP]

Definitions

  • the present invention relates to methods of forming integrated circuits and more particularly, to methods of forming electrical interconnects on integrated circuit substrates.
  • a wiring layer in a semiconductor device functions to transmit signals and is typically connected to lower conduction layers via contact plugs.
  • Contact plugs should typically be formed of low-resistivity metals in order to prevent signal delays.
  • FIGS. 1A-1D are sectional views for illustrating a conventional method of forming a contact plug in a semiconductor device.
  • reference numeral 1 is a semiconductor substrate
  • reference numeral 3 is an inter-insulating layer
  • reference numeral 5 is a wiring layer
  • reference numerals 7 , 7 a and 7 b are insulating films
  • reference numeral 8 is a contact hole
  • reference numerals 9 and 9 a are barrier layers
  • reference numerals 11 and 11 a are material layers.
  • a conductive material is deposited on a semiconductor substrate 1 on which an inter-insulating layer 3 is formed, and then patterned to form a wiring layer 5 .
  • the wiring layer 5 may be formed of a metal, e.g., aluminum (Al).
  • the insulating film 7 has depressed portions which conform to the structure of the wiring layer 5 .
  • the insulating film 7 undergoes a chemical and mechanical polishing (CMP) process to form a planarized insulating film 7 a.
  • CMP chemical and mechanical polishing
  • the insulating film 7 a can be formed to a predetermined thickness by controlling the time required for the polishing process.
  • a cleaning process such as a spin scrubbing method is performed to remove particles generated during the polishing process.
  • the insulating film 7 a is etched using photolithography to expose the surface of the wiring layer 5 and form contact holes 8 .
  • Titanium (Ti) and titanium nitride (TiN) are sequentially deposited in the contact holes 8 to form a barrier layer 9 having a titanium nitride (TiN)/titanium (Ti) structure.
  • tungsten (W) is deposited on the entire surface of the semiconductor substrate 1 on which the barrier layer 9 is formed, thereby forming the material layer 11 .
  • the titanium reduces the contact resistance between the tungsten as the component material of the material layer 11 and the aluminum as that of the wiring layer 5 .
  • the titanium nitride also improves adhesion of the tungsten.
  • the material layer 11 and the barrier layer 9 undergo a chemical and mechanical polishing (CMP) process until an insulating film 7 b is exposed. Accordingly, a plurality of contact plugs comprised of a material layer 11 a and a barrier layer 9 a are formed in the contact hole 8 . As described above, the CMP process is carried out two times, after the deposition of the insulating film 7 and after the deposition of the material layer 11 . Unfortunately, the use of two polishing steps complicates the process for forming contact plugs.
  • CMP chemical and mechanical polishing
  • methods of forming electrical interconnects which include the steps of forming a first electrically conductive layer on a semiconductor substrate and then forming a first electrically insulating layer on the first electrically conductive layer.
  • a second electrically insulating layer is then formed on the first electrically insulating layer.
  • the second electrically insulating layer is then etched to expose the first electrically insulating layer and then a third electrically insulating layer is formed on the first electrically insulating layer.
  • the first and third electrically insulating layers are then etched to define a contact hole therein which exposes a portion of the first electrically conductive layer.
  • a barrier metal layer is then formed.
  • the barrier metal layer is preferably formed to extend on the third electrically insulating layer and on the exposed portion of the first electrically conductive layer.
  • the second electrically conductive layer is then formed to extend on the barrier metal layer and into the contact hole.
  • the second electrically conductive layer and barrier metal layer are then polished in sequence to expose the third electrically insulating layer.
  • the step of polishing the second electrically conductive layer and the barrier metal layer comprises the steps of polishing the second electrically conductive layer and the third electrically insulating layer simultaneously at a first rate and a second rate less than the first rate, respectively, using a first slurry, and then polishing the second electrically conductive layer and the third electrically insulating layer simultaneously at a third rate and a fourth rate greater than the third rate, respectively, using a second slurry.
  • These polishing steps are preferably performed in an apparatus containing first and second polishing plates with the first and second slurries, respectively.
  • the step of forming a third electrically insulating layer is followed by the step of forming a trench having a first width in the third electrically insulating layer.
  • the step of patterning the first and third electrically insulating layers comprises patterning the first and third electrically insulating layers to define a contact hole having a second width less than the first width, extending between a bottom of the trench and the first electrically conductive layer.
  • FIGS. 1A-1D are cross-sectional views of intermediate structures that illustrate a method of forming electrical interconnects according to the prior art.
  • FIGS. 2A-2E are cross-sectional views of intermediate structures that illustrate a method of forming electrical interconnects according to a first embodiment of the present invention.
  • FIGS. 3A-3C are cross-sectional views of intermediate structures that illustrate a method of forming electrical interconnects according to a second embodiment of the present invention.
  • FIGS. 4A-4D are cross-sectional views of intermediate structures that illustrate a method of forming electrical interconnects according to a third embodiment of the present invention.
  • reference numeral 21 is a semiconductor substrate
  • reference numeral 23 is an inter-insulating layer
  • reference numeral 25 is a wiring layer
  • reference numerals 27 , 27 a and 27 b are first insulating films
  • reference numeral 29 is a second insulating film
  • reference numerals 31 , 31 a and 31 b are third insulating films
  • reference numeral 32 is a contact hole
  • reference numerals 33 , 33 a and 33 b are barrier layers
  • reference numerals 35 , 35 a and 35 b are material layers.
  • a conductive material is deposited on the semiconductor substrate 21 on which the inter-insulating layer 23 is formed, and then patterned to form the wiring layer 25 .
  • An insulating material is deposited on the semiconductor substrate 21 on which the wiring layer 25 is formed, thereby forming the first insulating film 27 .
  • the second insulating film 29 is formed on the first insulating film 27 .
  • the wiring layer 25 may be formed of a metal, e.g., aluminum (Al).
  • the first insulating film 27 is formed by depositing an oxide material including silicon to a thickness of between 1000 and 100000 ⁇ using a high density plasma method wherein deposition and etching are simultaneously performed.
  • the second insulating film 29 may be formed by depositing silicon-on-glass (SOG) to a thickness of between 1000 and 100000 A.
  • SOG silicon-on-glass
  • any one selected among a flowable oxide, a photoresist and an insulating polymer can be used instead of SOG.
  • the second insulating film 29 can be formed by depositing any one of the above materials twice or more.
  • a thermal treatment step is additionally performed after each of the depositing steps in order to improve the characteristics of the film material.
  • the second insulating film 29 is etched back until it is completely removed, and a third insulating film 31 is then formed on the first insulating film 27 .
  • the etching-back process is performed under a condition where the ratio of the etching selectivity of the first insulating film 27 to the second insulating film 29 is between about 3 and 0.33. As a result of such an etching-back process, a planarized first insulating film 27 a is obtained.
  • the etching-back process simplifies the process and reduces process costs.
  • the third insulating film 31 is formed of either a single layer using any one selected among SiO 2 , undoped silicate glass (USG), boron phosphorus silicate glass (BPSG), phosphorus silicate glass (PSG), SiOF, SiN, SiON, spin-on-glass (SOG), a flowable oxide and an insulating polymer, or a multi-layer formed by combining the single layers.
  • the thickness of the entire third insulating film 31 is set between 10 and 100000 ⁇ .
  • SiO 2 undoped silicate glass (USG), boron phosphorus silicate glass (BPSG), phosphorus silicate glass (PSG), SiOF, SiN and SiON are deposited according to either a low pressure chemical vapor deposition (LPCVD) method or a plasma enhanced CVD (PECVD) method, and spin-on-glass (SOG), flowable oxide and insulating polymer are coated according to a spin coating method.
  • LPCVD low pressure chemical vapor deposition
  • PECVD plasma enhanced CVD
  • SOG spin-on-glass
  • the third insulating film 31 and the first insulating film 27 a are selectively etched using photolithography to expose the surface of the wiring layer 25 , thereby forming the contact hole 32 .
  • a barrier layer 33 is formed on the semiconductor substrate 21 on which the contact hole 32 is formed.
  • a low-resistance metal is deposited on the entire surface of the semiconductor substrate 21 on which the barrier layer 33 is formed, thereby forming the material layer 35 .
  • the barrier layer 33 can be formed of a single layer of a refractory metal, e.g., titanium (Ti), titanium nitride (TiN) or tungsten nitride (WN) or a multi layer formed by combining the single layers, in addition to a titanium nitride (TiN)/titanium (Ti) structure.
  • the low-resistance metal for the material layer 35 includes tungsten (W), aluminum (Al) and copper (Cu).
  • the material layer 35 can be formed of any one material selected among low-resistance metal compounds such as polysilicon, tungsten silicon, an aluminum copper compound and an aluminum copper silicon compound.
  • the material layer 35 and the barrier layer 33 are polished using a CMP apparatus until the surface of the third insulating film 31 a is exposed.
  • the polishing apparatus includes at least two polishing plates which can employ different slurries.
  • the polishing process is performed by at least one polishing plate using a slurry that can polish the material layer 35 at a higher rate than the third insulating film 31 a, so that the material layer 35 and the barrier layer 33 on the third insulating film 31 a are selectively removed.
  • a contact plug composed of the material layer 35 a and the barrier layer 33 a is formed in the contact hole 32 .
  • the CMP process is performed in situ to planarize the third insulating film 31 a.
  • the polishing process may be performed by at least the other polishing plate of the CMP apparatus using a slurry that can polish the third insulating film 31 a at a faster rate than the material layer 35 a, so that a portion of the third insulating film 31 a is removed.
  • a cleaning process is performed on the semiconductor substrate 21 using DI (De-Ionized) water in order to eliminate particles generated during the polishing process.
  • DI De-Ionized
  • This cleaning process may be performed by a polishing plate, to which a polishing pad used only for cleansing is attached, or in a dedicated cleaning apparatus.
  • FIGS. 3A to 3 C are sectional views for illustrating a second embodiment for forming a contact plug for a semiconductor device according to the present invention.
  • Reference numeral 51 is a semiconductor substrate
  • reference numeral 53 is an inter-insulating layer
  • reference numeral 55 is a wiring layer
  • reference numerals 57 and 57 a are first insulating films
  • reference numeral 58 is a trench
  • reference numerals 59 and 59 a are third insulating films
  • reference numeral 60 is a contact hole
  • reference numerals 61 and 61 a are barrier layers
  • reference numerals 63 and 63 a are material layers.
  • a conductive material is deposited on the semiconductor substrate 51 on which the inter-insulating layer 53 is formed, and then patterned to form the wiring layer 55 .
  • An insulating material is deposited on the semiconductor substrate 51 on which the wiring layer 55 is formed, thereby forming the first insulating film 57 and a second insulating film (not shown) in a sequence. Then, the second insulating film is etched back until it is completely removed.
  • a third insulating film (which will be patterned later to be reference numeral 59 ) is formed on the first insulating film 57 .
  • the third insulating film above the wiring layer 55 is removed partially or completely using photolithography, thereby forming the trench 58 in the third insulating film 59 .
  • the wiring layer 55 may be formed of a metal such as aluminum (Al).
  • the first insulating film 57 is formed by depositing an oxide material including silicon to a thickness of between 1000 and 100000 ⁇ using a high density plasma (HDP) method wherein deposition and etching are simultaneously performed. At this time, a step difference is generated due to the wiring layer 55 .
  • SiO 2 , SiOF, boron phosphorus silicate glass (BPSG), etc. can be used as the oxide material including silicon.
  • the second insulating film is formed by depositing silicon-on-glass (SOG) to a thickness of between 1000 and 100000 ⁇ .
  • SOG silicon-on-glass
  • the second insulating film can be formed by depositing any one of the above materials twice or more.
  • a thermal treatment step is additionally performed after each of the depositing processes in order to improve the characteristics of the film material.
  • the etching-back process is performed under a condition where the etching selectivity of the first insulating film 57 to the second insulating film is between 3 to 1 and 1 to 3. Consequently, the first insulating film 57 is planarized.
  • the third insulating film 59 is formed of either a single layer using any one selected among SiO 2 , undoped silicate glass (USG), boron phosphorus silicate glass (BPSG), phosphorus silicate glass (PSG), SiOF, SiN, SiON, spin-on-glass (SOG), a flowable oxide and an insulating polymer, or a multi layer formed by combining the single layers.
  • the thickness of the entire third insulating film 59 is set between 10 and 100000 ⁇ .
  • SiO 2 undoped silicate glass (USG), boron phosphorus silicate glass (BPSG), phosphorus silicate glass (PSG), SiOF, SiN or SiON may be deposited according to either a low pressure chemical vapor deposition (LPCVD) method or a plasma enhanced CVD (PECVD) method, and spin-on-glass (SOG), flowable oxide and insulating polymer may be deposited according to a spin coating method.
  • LPCVD low pressure chemical vapor deposition
  • PECVD plasma enhanced CVD
  • SOG spin-on-glass
  • flowable oxide and insulating polymer may be deposited according to a spin coating method.
  • the trench 58 is for forming another wiring layer which is connected to the wiring layer 55 .
  • the third insulating film 59 and the first insulating film 57 are etched using photolithography to expose the surface of the wiring layer 55 , thereby forming the contact hole 60 .
  • the barrier layer 61 is formed on the semiconductor substrate 51 on which the contact hole 60 is formed.
  • a low-resistance metal is deposited on the entire surface of the semiconductor substrate 51 on which the barrier layer 61 is formed, thereby forming the material layer 63 .
  • the barrier layer 61 can be formed of a single layer of a refractory metal, e.g., titanium (Ti), titanium nitride (TiN) or tungsten nitride (WN) or a multi layer formed by combining the single layers, in addition to a titanium nitride (TiN)/titanium (Ti) structure.
  • the low-resistance metal for the material layer 63 includes tungsten (W), aluminum (Al) and copper (Cu).
  • the material layer 63 can be formed of any one material selected among low-resistance metal compounds such as polysilicon and tungsten silicon, aluminum copper compound and aluminum copper silicon compound.
  • the material layer 63 and the barrier layer 61 are polished until the surface of the third insulating film 59 a is exposed.
  • a first polishing process is then performed using a slurry which is capable of polishing the material layer 63 at a faster rate than the third insulating film 59 a. Consequently, the contact hole 60 and the trench 58 are filled with the material layer 63 a and the barrier layer 61 a so that a contact plug is formed in the contact hole 60 and another wiring layer is formed in the trench 58 .
  • a plug and additional wiring layer can be simultaneously formed in accordance with a second embodiment of the present invention.
  • a second polishing process is performed using another slurry which is capable of polishing the third insulating film 59 a at a faster rate than the material layer 63 .
  • the first and second polishing processes may be performed using respective first and second polishing plates in a polishing apparatus.
  • the contact plug having a material layer 63 a/barrier layer 61 a structure can be formed to a certain thickness by controlling the polishing time.
  • a cleaning process is performed on the semiconductor substrate 51 using DI (De-Ionized) water in order to eliminate particles generated during the polishing process. This cleaning process may be performed by a polishing plate to which a polishing pad used only for cleansing is attached, or in a cleaning apparatus.
  • FIGS. 4A to 4 D are sectional views for illustrating a third embodiment for forming contact plug for a semiconductor device according to the present invention.
  • Reference numeral 71 is a semiconductor substrate
  • reference numeral 73 is an inter-insulating layer
  • reference numeral 75 is a wiring layer
  • reference numerals 77 , 77 a and 77 b are insulating films
  • reference numeral 78 is a contact hole
  • reference numerals 79 , 79 a and 79 b are barrier layers
  • reference numerals 81 , 81 a and 81 b are material layers.
  • a conductive material is deposited on the semiconductor substrate 71 on which the inter-insulating layer 73 is formed, and then patterned to form the wiring layer 75 .
  • An insulating material is deposited on the semiconductor substrate 71 on which the wiring layer 75 is formed, thereby forming the insulating film 77 .
  • the wiring layer 75 may be formed of a metal such as aluminum (Al).
  • the insulating film 77 may be formed by depositing an oxide material including silicon to a thickness of between 1000 and 100000 ⁇ using a high density plasma (HDP) method wherein deposition and etching are simultaneously performed. At this time, a step difference is generated due to the wiring layer 75 .
  • SiO 2 , SiOF, boron phosphorus silicate glass (BPSG), etc. can be used as the oxide material including silicon.
  • the insulating film 77 is etched using photolithography until the surface of the wiring layer 75 is exposed, thereby forming the contact hole 78 .
  • the barrier layer 79 is formed on the semiconductor substrate 71 on which the contact hole 78 is formed.
  • a low-resistance metal is deposited on the entire surface of the semiconductor substrate 71 on which the barrier layer 79 is formed, thereby forming the material layer 81 .
  • the barrier layer 79 can be formed of a single layer of a refractory metal, e.g., titanium (Ti), titanium nitride (TiN) or tungsten nitride (WN) or a multi layer formed by combining the single layers, in addition to a titanium nitride (TiN)/titanium (Ti) structure.
  • the material layer 81 can be formed of any one material selected among tungsten (W), aluminum (Al) and copper (Cu), polysilicon and a tungsten silicon compound, an aluminum copper compound, and a low-resistance metal compound such as an aluminum copper silicon compound.
  • the material layer 81 and the barrier layer 79 are polished until the surface of the insulating film 77 a is exposed.
  • the polishing process is performed using a first slurry which can polish the material layer 81 faster than the insulating film 77 a.
  • This polishing step can be performed using one polishing plate of a CMP apparatus including at least two polishing plates.
  • the polishing process is again performed using a second slurry which can polish the material layer 81 at a slower rate than the insulating film 77 a. Consequently, a contact plug having the material layer 81 b/barrier layer 79 b structure, and the planarized insulating film 77 b, are formed in the contact hole 78 .
  • the insulating film is planarized using an etching-back method instead of a CMP process, and the material layer and the insulating film for forming a contact plug are consecutively polished using a CMP apparatus including at least two polishing plates. Therefore, the process is simplified, the planarization degree is improved, and a contact plug and another wiring layer can be simultaneously formed.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

Methods of forming electrical interconnects include the steps of forming a first electrically conductive layer on a semiconductor substrate and then forming a first electrically insulating layer on the first electrically conductive layer. A second electrically insulating layer is then formed on the first electrically insulating layer. The second electrically insulating layer is then etched to expose the first electrically insulating layer and then a third electrically insulating layer is formed on the first electrically insulating layer. The first and third electrically insulating layers are then etched to define a contact hole therein which exposes a portion of the first electrically conductive layer. A barrier metal layer is then formed. The barrier metal layer is preferably formed to extend on the third electrically insulating layer and on the exposed portion of the first electrically conductive layer. The second electrically conductive layer is then formed to extend on the barrier metal layer and into the contact hole. The second electrically conductive layer and barrier metal layer are then polished in sequence to expose the third electrically insulating layer. The step of polishing the second electrically conductive layer and the barrier metal layer preferably comprises the steps of polishing the second electrically conductive layer and the third electrically insulating layer simultaneously at a first rate and a second rate less than the first rate, respectively, using a first slurry, and then polishing the second electrically conductive layer and the third electrically insulating layer simultaneously at a third rate and a fourth rate greater than the third rate, respectively, using a second slurry.

Description

FIELD OF THE INVENTION
The present invention relates to methods of forming integrated circuits and more particularly, to methods of forming electrical interconnects on integrated circuit substrates.
BACKGROUND OF THE INVENTION
A wiring layer in a semiconductor device functions to transmit signals and is typically connected to lower conduction layers via contact plugs. Contact plugs should typically be formed of low-resistivity metals in order to prevent signal delays.
FIGS. 1A-1D are sectional views for illustrating a conventional method of forming a contact plug in a semiconductor device. In FIGS. 1A-1D, reference numeral 1 is a semiconductor substrate, reference numeral 3 is an inter-insulating layer, reference numeral 5 is a wiring layer, reference numerals 7, 7a and 7b are insulating films, reference numeral 8 is a contact hole, reference numerals 9 and 9a are barrier layers and reference numerals 11 and 11a are material layers. Referring to FIG. 1A, a conductive material is deposited on a semiconductor substrate 1 on which an inter-insulating layer 3 is formed, and then patterned to form a wiring layer 5. Next, an insulating material is deposited on the semiconductor substrate 1 on which the wiring layer 5 is formed, thereby forming the insulating film 7. The wiring layer 5 may be formed of a metal, e.g., aluminum (Al). The insulating film 7 has depressed portions which conform to the structure of the wiring layer 5.
Referring now to FIG. 1B, the insulating film 7 undergoes a chemical and mechanical polishing (CMP) process to form a planarized insulating film 7a. At this time, the insulating film 7a can be formed to a predetermined thickness by controlling the time required for the polishing process. Thereafter, a cleaning process such as a spin scrubbing method is performed to remove particles generated during the polishing process.
Referring now to FIG. 1C, the insulating film 7a is etched using photolithography to expose the surface of the wiring layer 5 and form contact holes 8. Titanium (Ti) and titanium nitride (TiN) are sequentially deposited in the contact holes 8 to form a barrier layer 9 having a titanium nitride (TiN)/titanium (Ti) structure. Then, tungsten (W) is deposited on the entire surface of the semiconductor substrate 1 on which the barrier layer 9 is formed, thereby forming the material layer 11. The titanium reduces the contact resistance between the tungsten as the component material of the material layer 11 and the aluminum as that of the wiring layer 5. The titanium nitride also improves adhesion of the tungsten.
Referring to FIG. 1D, the material layer 11 and the barrier layer 9 undergo a chemical and mechanical polishing (CMP) process until an insulating film 7b is exposed. Accordingly, a plurality of contact plugs comprised of a material layer 11a and a barrier layer 9a are formed in the contact hole 8. As described above, the CMP process is carried out two times, after the deposition of the insulating film 7 and after the deposition of the material layer 11. Unfortunately, the use of two polishing steps complicates the process for forming contact plugs.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide improved methods of forming electrical interconnects on integrated circuit substrates.
These and other objects, advantages and features of the present invention are provided by methods of forming electrical interconnects which include the steps of forming a first electrically conductive layer on a semiconductor substrate and then forming a first electrically insulating layer on the first electrically conductive layer. A second electrically insulating layer is then formed on the first electrically insulating layer. The second electrically insulating layer is then etched to expose the first electrically insulating layer and then a third electrically insulating layer is formed on the first electrically insulating layer. The first and third electrically insulating layers are then etched to define a contact hole therein which exposes a portion of the first electrically conductive layer. A barrier metal layer is then formed. The barrier metal layer is preferably formed to extend on the third electrically insulating layer and on the exposed portion of the first electrically conductive layer. The second electrically conductive layer is then formed to extend on the barrier metal layer and into the contact hole. The second electrically conductive layer and barrier metal layer are then polished in sequence to expose the third electrically insulating layer.
According to a preferred aspect of the present invention, the step of polishing the second electrically conductive layer and the barrier metal layer comprises the steps of polishing the second electrically conductive layer and the third electrically insulating layer simultaneously at a first rate and a second rate less than the first rate, respectively, using a first slurry, and then polishing the second electrically conductive layer and the third electrically insulating layer simultaneously at a third rate and a fourth rate greater than the third rate, respectively, using a second slurry. These polishing steps are preferably performed in an apparatus containing first and second polishing plates with the first and second slurries, respectively. According to another preferred aspect of the present invention, the step of forming a third electrically insulating layer is followed by the step of forming a trench having a first width in the third electrically insulating layer. According to this aspect of the present invention, the step of patterning the first and third electrically insulating layers comprises patterning the first and third electrically insulating layers to define a contact hole having a second width less than the first width, extending between a bottom of the trench and the first electrically conductive layer.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1A-1D are cross-sectional views of intermediate structures that illustrate a method of forming electrical interconnects according to the prior art.
FIGS. 2A-2E are cross-sectional views of intermediate structures that illustrate a method of forming electrical interconnects according to a first embodiment of the present invention.
FIGS. 3A-3C are cross-sectional views of intermediate structures that illustrate a method of forming electrical interconnects according to a second embodiment of the present invention.
FIGS. 4A-4D are cross-sectional views of intermediate structures that illustrate a method of forming electrical interconnects according to a third embodiment of the present invention.
 DESCRIPTION OF THE PREFERRED EMBODIMENTS
The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. It will also be understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. Like numbers refer to like elements throughout.
Referring to FIGS. 2A to 2E, reference numeral 21 is a semiconductor substrate, reference numeral 23 is an inter-insulating layer, reference numeral 25 is a wiring layer, reference numerals 27, 27a and 27b are first insulating films, reference numeral 29 is a second insulating film, reference numerals 31, 31a and 31b are third insulating films, reference numeral 32 is a contact hole, reference numerals 33, 33a and 33b are barrier layers, and reference numerals 35, 35a and 35b are material layers.
Referring specifically to FIG. 2A, a conductive material is deposited on the semiconductor substrate 21 on which the inter-insulating layer 23 is formed, and then patterned to form the wiring layer 25. An insulating material is deposited on the semiconductor substrate 21 on which the wiring layer 25 is formed, thereby forming the first insulating film 27. Then, the second insulating film 29 is formed on the first insulating film 27. The wiring layer 25 may be formed of a metal, e.g., aluminum (Al). The first insulating film 27 is formed by depositing an oxide material including silicon to a thickness of between 1000 and 100000 Å using a high density plasma method wherein deposition and etching are simultaneously performed. At this time, a step difference is generated due to the wiring layer 25. SiO2, SiOF, boron phosphorus silicate glass (BPSG), etc. can be used as the oxide material including silicon. The second insulating film 29 may be formed by depositing silicon-on-glass (SOG) to a thickness of between 1000 and 100000 A. However, any one selected among a flowable oxide, a photoresist and an insulating polymer can be used instead of SOG. Alternatively, the second insulating film 29 can be formed by depositing any one of the above materials twice or more. At this time, a thermal treatment step is additionally performed after each of the depositing steps in order to improve the characteristics of the film material.
Referring to FIG. 2B, the second insulating film 29 is etched back until it is completely removed, and a third insulating film 31 is then formed on the first insulating film 27. The etching-back process is performed under a condition where the ratio of the etching selectivity of the first insulating film 27 to the second insulating film 29 is between about 3 and 0.33. As a result of such an etching-back process, a planarized first insulating film 27a is obtained. As compared to the conventional method wherein a spin scrubbing process is performed after a chemical and mechanical polishing (CMP) process, the etching-back process simplifies the process and reduces process costs. The third insulating film 31 is formed of either a single layer using any one selected among SiO2, undoped silicate glass (USG), boron phosphorus silicate glass (BPSG), phosphorus silicate glass (PSG), SiOF, SiN, SiON, spin-on-glass (SOG), a flowable oxide and an insulating polymer, or a multi-layer formed by combining the single layers. At this time, the thickness of the entire third insulating film 31 is set between 10 and 100000 Å.
Among the above materials forming the third insulating film 31, SiO2, undoped silicate glass (USG), boron phosphorus silicate glass (BPSG), phosphorus silicate glass (PSG), SiOF, SiN and SiON are deposited according to either a low pressure chemical vapor deposition (LPCVD) method or a plasma enhanced CVD (PECVD) method, and spin-on-glass (SOG), flowable oxide and insulating polymer are coated according to a spin coating method.
Referring to FIG. 2C, the third insulating film 31 and the first insulating film 27a are selectively etched using photolithography to expose the surface of the wiring layer 25, thereby forming the contact hole 32. Then, a barrier layer 33 is formed on the semiconductor substrate 21 on which the contact hole 32 is formed. Next, a low-resistance metal is deposited on the entire surface of the semiconductor substrate 21 on which the barrier layer 33 is formed, thereby forming the material layer 35. The barrier layer 33 can be formed of a single layer of a refractory metal, e.g., titanium (Ti), titanium nitride (TiN) or tungsten nitride (WN) or a multi layer formed by combining the single layers, in addition to a titanium nitride (TiN)/titanium (Ti) structure. The low-resistance metal for the material layer 35 includes tungsten (W), aluminum (Al) and copper (Cu). In addition, the material layer 35 can be formed of any one material selected among low-resistance metal compounds such as polysilicon, tungsten silicon, an aluminum copper compound and an aluminum copper silicon compound.
Referring to FIG. 2D, the material layer 35 and the barrier layer 33 are polished using a CMP apparatus until the surface of the third insulating film 31a is exposed. The polishing apparatus includes at least two polishing plates which can employ different slurries. The polishing process is performed by at least one polishing plate using a slurry that can polish the material layer 35 at a higher rate than the third insulating film 31a, so that the material layer 35 and the barrier layer 33 on the third insulating film 31a are selectively removed. As a result, a contact plug composed of the material layer 35a and the barrier layer 33a is formed in the contact hole 32.
Referring to FIG. 2E, the CMP process is performed in situ to planarize the third insulating film 31a. Here, the polishing process may be performed by at least the other polishing plate of the CMP apparatus using a slurry that can polish the third insulating film 31a at a faster rate than the material layer 35a, so that a portion of the third insulating film 31a is removed.
Next, a cleaning process is performed on the semiconductor substrate 21 using DI (De-Ionized) water in order to eliminate particles generated during the polishing process. This cleaning process may be performed by a polishing plate, to which a polishing pad used only for cleansing is attached, or in a dedicated cleaning apparatus.
FIGS. 3A to 3C are sectional views for illustrating a second embodiment for forming a contact plug for a semiconductor device according to the present invention. Reference numeral 51 is a semiconductor substrate, reference numeral 53 is an inter-insulating layer, reference numeral 55 is a wiring layer, reference numerals 57 and 57a are first insulating films, reference numeral 58 is a trench, reference numerals 59 and 59a are third insulating films, reference numeral 60 is a contact hole, reference numerals 61 and 61a are barrier layers, and reference numerals 63 and 63a are material layers.
Referring to FIG. 3A, a conductive material is deposited on the semiconductor substrate 51 on which the inter-insulating layer 53 is formed, and then patterned to form the wiring layer 55. An insulating material is deposited on the semiconductor substrate 51 on which the wiring layer 55 is formed, thereby forming the first insulating film 57 and a second insulating film (not shown) in a sequence. Then, the second insulating film is etched back until it is completely removed. A third insulating film (which will be patterned later to be reference numeral 59) is formed on the first insulating film 57. The third insulating film above the wiring layer 55 is removed partially or completely using photolithography, thereby forming the trench 58 in the third insulating film 59. The wiring layer 55 may be formed of a metal such as aluminum (Al).
The first insulating film 57 is formed by depositing an oxide material including silicon to a thickness of between 1000 and 100000 Å using a high density plasma (HDP) method wherein deposition and etching are simultaneously performed. At this time, a step difference is generated due to the wiring layer 55. SiO2, SiOF, boron phosphorus silicate glass (BPSG), etc. can be used as the oxide material including silicon. The second insulating film is formed by depositing silicon-on-glass (SOG) to a thickness of between 1000 and 100000 Å. However, any one selected among a flowable oxide, a photoresist and an insulating polymer can be used instead of SOG. Alternatively, the second insulating film can be formed by depositing any one of the above materials twice or more. At this time, a thermal treatment step is additionally performed after each of the depositing processes in order to improve the characteristics of the film material. The etching-back process is performed under a condition where the etching selectivity of the first insulating film 57 to the second insulating film is between 3 to 1 and 1 to 3. Consequently, the first insulating film 57 is planarized.
As compared to the conventional method wherein a spin scrubbing process is performed after a chemical and mechanical polishing (CMP) process, the planarizing method using the etching-back process is simple and reduces fabricating costs, as described more fully herein below. The third insulating film 59 is formed of either a single layer using any one selected among SiO2, undoped silicate glass (USG), boron phosphorus silicate glass (BPSG), phosphorus silicate glass (PSG), SiOF, SiN, SiON, spin-on-glass (SOG), a flowable oxide and an insulating polymer, or a multi layer formed by combining the single layers. At this time, the thickness of the entire third insulating film 59 is set between 10 and 100000 Å.
Among the above materials forming the third insulating film 59, SiO2, undoped silicate glass (USG), boron phosphorus silicate glass (BPSG), phosphorus silicate glass (PSG), SiOF, SiN or SiON may be deposited according to either a low pressure chemical vapor deposition (LPCVD) method or a plasma enhanced CVD (PECVD) method, and spin-on-glass (SOG), flowable oxide and insulating polymer may be deposited according to a spin coating method.
The trench 58 is for forming another wiring layer which is connected to the wiring layer 55. Referring to FIG. 3B, the third insulating film 59 and the first insulating film 57 are etched using photolithography to expose the surface of the wiring layer 55, thereby forming the contact hole 60. Then, the barrier layer 61 is formed on the semiconductor substrate 51 on which the contact hole 60 is formed. Next, a low-resistance metal is deposited on the entire surface of the semiconductor substrate 51 on which the barrier layer 61 is formed, thereby forming the material layer 63.
The barrier layer 61 can be formed of a single layer of a refractory metal, e.g., titanium (Ti), titanium nitride (TiN) or tungsten nitride (WN) or a multi layer formed by combining the single layers, in addition to a titanium nitride (TiN)/titanium (Ti) structure. The low-resistance metal for the material layer 63 includes tungsten (W), aluminum (Al) and copper (Cu). In addition, the material layer 63 can be formed of any one material selected among low-resistance metal compounds such as polysilicon and tungsten silicon, aluminum copper compound and aluminum copper silicon compound.
Referring to FIG. 3C, the material layer 63 and the barrier layer 61 are polished until the surface of the third insulating film 59a is exposed. A first polishing process is then performed using a slurry which is capable of polishing the material layer 63 at a faster rate than the third insulating film 59a. Consequently, the contact hole 60 and the trench 58 are filled with the material layer 63a and the barrier layer 61 a so that a contact plug is formed in the contact hole 60 and another wiring layer is formed in the trench 58. Thus, a plug and additional wiring layer can be simultaneously formed in accordance with a second embodiment of the present invention.
Then, a second polishing process is performed using another slurry which is capable of polishing the third insulating film 59a at a faster rate than the material layer 63. The first and second polishing processes may be performed using respective first and second polishing plates in a polishing apparatus. At this time, the contact plug having a material layer 63a/barrier layer 61 a structure can be formed to a certain thickness by controlling the polishing time. Next, a cleaning process is performed on the semiconductor substrate 51 using DI (De-Ionized) water in order to eliminate particles generated during the polishing process. This cleaning process may be performed by a polishing plate to which a polishing pad used only for cleansing is attached, or in a cleaning apparatus.
FIGS. 4A to 4D are sectional views for illustrating a third embodiment for forming contact plug for a semiconductor device according to the present invention. Reference numeral 71 is a semiconductor substrate, reference numeral 73 is an inter-insulating layer, reference numeral 75 is a wiring layer, reference numerals 77, 77a and 77b are insulating films, reference numeral 78 is a contact hole, reference numerals 79, 79a and 79b are barrier layers, and reference numerals 81, 81a and 81b are material layers.
Referring to FIG. 4A, a conductive material is deposited on the semiconductor substrate 71 on which the inter-insulating layer 73 is formed, and then patterned to form the wiring layer 75. An insulating material is deposited on the semiconductor substrate 71 on which the wiring layer 75 is formed, thereby forming the insulating film 77. The wiring layer 75 may be formed of a metal such as aluminum (Al). The insulating film 77 may be formed by depositing an oxide material including silicon to a thickness of between 1000 and 100000 Å using a high density plasma (HDP) method wherein deposition and etching are simultaneously performed. At this time, a step difference is generated due to the wiring layer 75. SiO2, SiOF, boron phosphorus silicate glass (BPSG), etc. can be used as the oxide material including silicon.
Referring to FIG. 4B, the insulating film 77 is etched using photolithography until the surface of the wiring layer 75 is exposed, thereby forming the contact hole 78. Then, the barrier layer 79 is formed on the semiconductor substrate 71 on which the contact hole 78 is formed. Next, a low-resistance metal is deposited on the entire surface of the semiconductor substrate 71 on which the barrier layer 79 is formed, thereby forming the material layer 81. The barrier layer 79 can be formed of a single layer of a refractory metal, e.g., titanium (Ti), titanium nitride (TiN) or tungsten nitride (WN) or a multi layer formed by combining the single layers, in addition to a titanium nitride (TiN)/titanium (Ti) structure. In addition, the material layer 81 can be formed of any one material selected among tungsten (W), aluminum (Al) and copper (Cu), polysilicon and a tungsten silicon compound, an aluminum copper compound, and a low-resistance metal compound such as an aluminum copper silicon compound.
Referring to FIG. 4C, the material layer 81 and the barrier layer 79 are polished until the surface of the insulating film 77a is exposed. The polishing process is performed using a first slurry which can polish the material layer 81 faster than the insulating film 77a. This polishing step can be performed using one polishing plate of a CMP apparatus including at least two polishing plates. Referring to FIG. 4D, the polishing process is again performed using a second slurry which can polish the material layer 81 at a slower rate than the insulating film 77a. Consequently, a contact plug having the material layer 81b/barrier layer 79b structure, and the planarized insulating film 77b, are formed in the contact hole 78.
As described above, in the contact plug forming method for a semiconductor device according to the present invention, the insulating film is planarized using an etching-back method instead of a CMP process, and the material layer and the insulating film for forming a contact plug are consecutively polished using a CMP apparatus including at least two polishing plates. Therefore, the process is simplified, the planarization degree is improved, and a contact plug and another wiring layer can be simultaneously formed.
In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

Claims (22)

1. A method of forming an electrical interconnect, comprising the steps of:
forming a first electrically conductive layer on a semiconductor substrate;
forming a first electrically insulating layer on the first electrically conductive layer;
patterning the first electrically insulating layer to define a contact hole therein which exposes a portion of the first electrically conductive layer;
forming a barrier metal layer extending on the first electrically insulating layer and on the exposed portion of the first electrically conductive layer;
forming a second electrically conductive layer extending on the barrier metal layer and into the contact hole;
polishing the second electrically conductive layer using a first slurry that can polish the second electrically conductive layer and the first electrically insulating layer at a first rate and a second rate less than the first rate, respectively; and
polishing the first electrically insulating layer and the second electrically conductive layer within the contact hole using a second slurry that can polish the second electrically conductive layer and the first electrically insulating layer at a third rate and a fourth rate greater than the third rate, respectively.
2. The method of claim 1, wherein said step of forming a first electrically insulating layer comprises depositing an oxide layer containing silicon using a plasma.
3. The method of claim 1, wherein said step of forming a barrier metal layer comprises forming a barrier metal layer containing a material selected from the group consisting of titanium, titanium nitride, tungsten nitride and combinations thereof.
4. The method of claim 1, wherein said step of forming a second electrically conductive layer comprises forming a second electrically conductive layer containing a material selected from the group consisting of tungsten, aluminum, copper and silicon.
5. The method of claim 1, wherein said polishing steps are performed in an apparatus containing first and second polishing plates with the first and second slurries, respectively.
6. The method of claim 1, wherein said step of patterning the first electrically insulating layer is preceded by the steps of:
forming a second electrically insulating layer on the first electrically insulating layer;
etching the second electrically insulating layer to expose the first electrically insulating layer; and then
forming a third electrically insulating layer on the first electrically insulating layer.
7. The method of claim 6, wherein said step of etching the second electrically insulating layer comprises etching the first electrically insulating layer at a first etch rate and etching the second electrically insulating layer at a second etch rate; and wherein a ratio of the first etch rate to second etch rate is in a range between about 0.33 and 3.0.
8. The method of claim 7, wherein said step of forming a first electrically insulating layer comprises depositing an oxide layer containing silicon using a plasma.
9. The method of claim 7, wherein said step of forming a second electrically insulating layer comprises forming a second electrically insulating layer containing a material selected from the group consisting of spin-on-glass, flowable oxide, photoresist and electrically insulating polymers.
10. The method of claim 7, wherein said step of forming a third electrically insulating layer comprises forming a third electrically insulating layer containing a material selected from the group consisting of spin-on-glass, flowable oxide, electrically insulating polymers, silicon dioxide, borophosphosilicate glass, SiOF, silicon nitride and silicon oxynitride.
11. The method of claim 10, wherein said step of forming a third electrically insulating layer comprises depositing a third electrically insulating layer using low pressure or plasma enhanced chemical vapor deposition.
12. A method of forming an electrical interconnect, comprising the steps of:
forming a first electrically conductive layer on a semiconductor substrate;
forming a first electrically insulating layer on the first electrically conductive layer;
forming a second electrically insulating layer on the first electrically insulating layer;
etching the second electrically insulating layer to expose the first electrically insulating layer;
forming a third electrically insulating layer on the first electrically insulating layer;
patterning the first and third electrically insulating layers to define a contact hole therein which exposes a portion of the first electrically conductive layer;
forming a barrier metal layer extending on the third electrically insulating layer and on the exposed portion of the first electrically conductive layer;
forming a second electrically conductive layer extending on the barrier metal layer and into the contact hole; and
polishing the second electrically conductive layer and the barrier metal layer to expose the third electrically insulating layer.
13. The method of claim 12, A method of forming an electrical interconnect, comprising the steps of:
forming a first electrically conductive layer on a semiconductor substrate;
forming a first electrically insulating layer on the first electrically conductive layer;
forming a second electrically insulating layer on the first electrically insulating layer;
etching back the second electrically insulating layer until the second electrically insulating layer is removed to expose the first electrically insulating layer;
forming a third electrically insulating layer on the first electrically insulating layer;
patterning the first and third electrically insulating layers to define a contact hole therein which exposes a portion of the first electrically conductive layer;
forming a barrier metal layer extending on the third electrically insulating layer and on the exposed portion of the first electrically conductive layer;
forming a second electrically conductive layer extending on the barrier metal layer and into the contact hole; and
polishing the second electrically conductive layer and the barrier metal layer to expose the third electrically insulating layer;
wherein said step of polishing the second electrically conductive layer and the barrier metal layer comprises the steps of:
polishing the second electrically conductive layer and the third electrically insulating layer simultaneously at a first rate and a second rate less than the first rate, respectively, using a first slurry; and
polishing the second electrically conductive layer and the third electrically insulating layer simultaneously at a third rate and a fourth rate greater than the third rate, respectively, using a second slurry.
14. The method of claim 13, wherein said step of forming a barrier metal layer comprises forming a barrier metal layer containing a material selected from the group consisting of titanium, titanium nitride, tungsten nitride and combinations thereof.
15. The method of claim 14, wherein said step of forming a second electrically conductive layer comprises forming a second electrically conductive layer containing a material selected from the group consisting of tungsten, aluminum, copper and silicon.
16. The method of claim 15, wherein said polishing steps are performed in an apparatus containing first and second polishing plates with the first and second slurries, respectively.
17. The method of claim 15, wherein said step of forming a first electrically insulating layer comprises depositing an oxide layer containing silicon using a plasma.
18. The method of claim 15, wherein said step of forming a second electrically insulating layer comprises forming a second electrically insulating layer containing a material selected from the group consisting of spin-on-glass, flowable oxide, photoresist and electrically insulating polymers.
19. The method of claim 18, wherein said step of forming a third electrically insulating layer comprises forming a third electrically insulating layer containing a material selected from the group consisting of spin-on-glass, flowable oxide, electrically insulating polymers, silicon dioxide, borophosphosilicate glass, SiOF, silicon nitride and silicon oxynitride.
20. The method of claim 19, wherein said step of forming a third electrically insulating layer comprises depositing a third electrically insulating layer using low pressure or plasma enhanced chemical vapor deposition.
21. The method of claim 12, wherein said step of forming a third electrically insulating layer is followed by the step of forming a trench having a first width in the third electrically insulating layer; and wherein said step of patterning the first and third electrically insulating layers comprises patterning the first and third electrically insulating layers to define a contact hole having a second width less than the first width, extending between a bottom of the trench and the first electrically conductive layer.
22. The method of claim 21, A method of forming an electrical interconnect, comprising the steps of:
forming a first electrically conductive layer on a semiconductor substrate;
forming a first electrically insulating layer on the first electrically conductive layer;
forming a second electrically insulating layer on the first electrically insulating layer;
etching back the second electrically insulating layer until the second electrically insulating layer is removed to expose the first electrically insulating layer;
forming a third electrically insulating layer on the first electrically insulating layer;
patterning the first and third electrically insulating layers to define a contact hole therein which exposes a portion of the first electrically conductive layer;
forming a barrier metal layer extending on the third electrically insulating layer and on the exposed portion of the first electrically conductive layer;
forming a second electrically conductive layer extending on the barrier metal layer and into the contact hole; and
polishing the second electrically conductive layer and the barrier metal layer to expose the third electrically insulating layer;
wherein said step of forming a third electrically insulating layer is followed by the step of forming a trench having a first width in the third electrically insulating layer; and wherein said step of patterning the first and third electrically insulating layers comprises patterning the first and third electrically insulating layers to define a contact hole having a second width less than the first width, extending between a bottom of the trench and the first electrically conductive layer; and
wherein said step of polishing the second electrically conductive layer and the barrier metal layer comprises the steps of:
polishing the second electrically conductive layer and the third electrically insulating layer simultaneously at a first rate and a second rate less than the first rate, respectively, using a first slurry; and
polishing the second electrically conductive layer and the third electrically insulating layer simultaneously at a third rate and a fourth rate greater than the third rate, respectively, using a second slurry.
US11/493,014 1996-12-05 2006-07-26 Methods of forming electrical interconnects on integrated circuit substrates using selective slurries Expired - Lifetime USRE41842E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/493,014 USRE41842E1 (en) 1996-12-05 2006-07-26 Methods of forming electrical interconnects on integrated circuit substrates using selective slurries

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR96-62128 1996-05-12
KR1019960062128A KR100230392B1 (en) 1996-12-05 1996-12-05 The method of forming contact plug in semiconductor device
US08/938,737 US5960317A (en) 1996-05-12 1997-09-26 Methods of forming electrical interconnects on integrated circuit substrates using selective slurries
US11/493,014 USRE41842E1 (en) 1996-12-05 2006-07-26 Methods of forming electrical interconnects on integrated circuit substrates using selective slurries

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US08/938,737 Reissue US5960317A (en) 1996-05-12 1997-09-26 Methods of forming electrical interconnects on integrated circuit substrates using selective slurries

Publications (1)

Publication Number Publication Date
USRE41842E1 true USRE41842E1 (en) 2010-10-19

Family

ID=19486005

Family Applications (2)

Application Number Title Priority Date Filing Date
US08/938,737 Ceased US5960317A (en) 1996-05-12 1997-09-26 Methods of forming electrical interconnects on integrated circuit substrates using selective slurries
US11/493,014 Expired - Lifetime USRE41842E1 (en) 1996-12-05 2006-07-26 Methods of forming electrical interconnects on integrated circuit substrates using selective slurries

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/938,737 Ceased US5960317A (en) 1996-05-12 1997-09-26 Methods of forming electrical interconnects on integrated circuit substrates using selective slurries

Country Status (3)

Country Link
US (2) US5960317A (en)
JP (1) JPH10173043A (en)
KR (1) KR100230392B1 (en)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3019021B2 (en) * 1997-03-31 2000-03-13 日本電気株式会社 Semiconductor device and manufacturing method thereof
JP3660799B2 (en) * 1997-09-08 2005-06-15 株式会社ルネサステクノロジ Manufacturing method of semiconductor integrated circuit device
KR100292403B1 (en) * 1997-12-30 2001-07-12 윤종용 Interlayer dielectric film of semiconductor device and method for forming film
KR100279300B1 (en) * 1998-05-11 2001-02-01 윤종용 How to connect metal wires
US6221759B1 (en) * 1998-06-19 2001-04-24 Philips Electronics North America Corp. Method for forming aligned vias under trenches in a dual damascene process
US6242355B1 (en) * 1998-08-27 2001-06-05 Taiwan Semiconductor Manufacturing Company, Ltd Method for insulating metal conductors by spin-on-glass and devices made
US6670209B1 (en) * 1998-09-11 2003-12-30 Chartered Semiconductor Manufacturing Ltd. Embedded metal scheme for liquid crystal display (LCD) application
US6057230A (en) * 1998-09-17 2000-05-02 Taiwan Semiconductor Manufacturing Company, Ltd. Dry etching procedure and recipe for patterning of thin film copper layers
US6187672B1 (en) * 1998-09-22 2001-02-13 Conexant Systems, Inc. Interconnect with low dielectric constant insulators for semiconductor integrated circuit manufacturing
US6107204A (en) * 1998-10-02 2000-08-22 Advanced Micro Devices, Inc. Method to manufacture multiple damascene by utilizing etch selectivity
US6143656A (en) 1998-10-22 2000-11-07 Advanced Micro Devices, Inc. Slurry for chemical mechanical polishing of copper
US6863593B1 (en) * 1998-11-02 2005-03-08 Applied Materials, Inc. Chemical mechanical polishing a substrate having a filler layer and a stop layer
US6048796A (en) * 1998-12-15 2000-04-11 United Microelectronics Corp. Method of manufacturing multilevel metal interconnect
US6251789B1 (en) * 1998-12-16 2001-06-26 Texas Instruments Incorporated Selective slurries for the formation of conductive structures
JP3353727B2 (en) 1998-12-21 2002-12-03 日本電気株式会社 Method for forming wiring structure of semiconductor device
JP3595744B2 (en) * 1999-02-26 2004-12-02 キヤノン株式会社 Electron emitting element, electron source and image forming apparatus
US6140224A (en) * 1999-04-19 2000-10-31 Worldiwide Semiconductor Manufacturing Corporation Method of forming a tungsten plug
KR100315849B1 (en) * 1999-05-11 2001-12-12 황인길 a forming method of a contact for multi-level interconnects
US6881674B2 (en) * 1999-12-28 2005-04-19 Intel Corporation Abrasives for chemical mechanical polishing
KR100363696B1 (en) * 1999-12-29 2002-12-05 주식회사 하이닉스반도체 Method for forming mutilayered metal line in semiconductor device
KR100546108B1 (en) * 1999-12-30 2006-01-24 주식회사 하이닉스반도체 Method of forming contact plug of semiconductor device
KR100653980B1 (en) * 2000-07-29 2006-12-05 주식회사 하이닉스반도체 Method for forming poly-silicon plug
KR100457740B1 (en) * 2002-01-09 2004-11-18 매그나칩 반도체 유한회사 A method for manufacturing a multi-layer metal line of a semiconductor device
KR100798270B1 (en) * 2002-07-30 2008-01-24 동부일렉트로닉스 주식회사 Semiconductor device and fabrication method of thereof
JP2012216812A (en) * 2011-03-31 2012-11-08 Elpida Memory Inc Semiconductor device and manufacturing method of the same
US9236243B2 (en) 2014-01-09 2016-01-12 Stmicroelectronics Pte Ltd Method for making semiconductor devices including reactant treatment of residual surface portion
US20150206794A1 (en) * 2014-01-17 2015-07-23 Taiwan Semiconductor Manufacturing Company, Ltd. Method for Removing Micro Scratches In Chemical Mechanical Polishing Processes
KR101644266B1 (en) * 2015-04-08 2016-07-29 주식회사 스탠딩에그 Method of manufacturing cap substrate, method of manufacturing mems device using the same, and mems device
FR3051973B1 (en) 2016-05-24 2018-10-19 X-Fab France PROCESS FOR FORMING TRANSISTORS PDSOI AND FDSOI ON THE SAME SUBSTRATE
US10128193B2 (en) * 2016-11-29 2018-11-13 Taiwan Semiconductor Manufacturing Co., Ltd. Package structure and method for forming the same

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07135252A (en) 1993-09-17 1995-05-23 Hitachi Ltd Manufacture of semiconductor integrated circuit device
JPH07142465A (en) 1993-11-12 1995-06-02 Tokyo Electron Ltd Method and system for processing
JPH07283177A (en) 1994-02-21 1995-10-27 Toshiba Corp Method and device of manufacturing semiconductor device
US5494854A (en) 1994-08-17 1996-02-27 Texas Instruments Incorporated Enhancement in throughput and planarity during CMP using a dielectric stack containing HDP-SiO2 films
JPH08124886A (en) 1994-10-26 1996-05-17 Ricoh Co Ltd Method and apparatus for grinding semiconductor device
JPH08288391A (en) 1994-11-30 1996-11-01 Samsung Electron Co Ltd Wiring formation of semiconductor element
US5578523A (en) * 1995-02-24 1996-11-26 Motorola, Inc. Method for forming inlaid interconnects in a semiconductor device
US5607880A (en) * 1992-04-28 1997-03-04 Nec Corporation Method of fabricating multilevel interconnections in a semiconductor integrated circuit
US5663102A (en) 1994-05-10 1997-09-02 Lg Semicon Co., Ltd. Method for forming multi-layered metal wiring semiconductor element using cmp or etch back
US5783485A (en) 1996-07-19 1998-07-21 Motorola, Inc. Process for fabricating a metallized interconnect
US5786275A (en) 1996-06-04 1998-07-28 Nec Corporation Process of fabricating wiring structure having metal plug twice polished under different conditions
US5840625A (en) 1995-03-30 1998-11-24 Siemens Aktiengesellschaft Method of fabricating integrated circuit interconnection employing tungsten/aluminum layers
US5858875A (en) 1995-02-03 1999-01-12 National Semiconductor Corporation Integrated circuits with borderless vias
US5880018A (en) 1996-10-07 1999-03-09 Motorola Inc. Method for manufacturing a low dielectric constant inter-level integrated circuit structure
US5882999A (en) * 1994-08-15 1999-03-16 International Business Machines Corporation Process for metallization of an insulation layer
US5920790A (en) * 1997-08-29 1999-07-06 Motorola, Inc. Method of forming a semiconductor device having dual inlaid structure
US6100184A (en) * 1997-08-20 2000-08-08 Sematech, Inc. Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer
US6329284B2 (en) * 1995-10-17 2001-12-11 Mitsubishi Denki Kabushiki Kaisha Manufacturing process of a semiconductor device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07161705A (en) * 1993-12-03 1995-06-23 Nec Corp Method of forming interlayer insulating film of multilayered wiring of semiconductor device
JP3695771B2 (en) * 1994-04-12 2005-09-14 シャープ株式会社 Semiconductor device and manufacturing method thereof
US5503882A (en) * 1994-04-18 1996-04-02 Advanced Micro Devices, Inc. Method for planarizing an integrated circuit topography

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5607880A (en) * 1992-04-28 1997-03-04 Nec Corporation Method of fabricating multilevel interconnections in a semiconductor integrated circuit
JPH07135252A (en) 1993-09-17 1995-05-23 Hitachi Ltd Manufacture of semiconductor integrated circuit device
JPH07142465A (en) 1993-11-12 1995-06-02 Tokyo Electron Ltd Method and system for processing
JPH07283177A (en) 1994-02-21 1995-10-27 Toshiba Corp Method and device of manufacturing semiconductor device
US5663102A (en) 1994-05-10 1997-09-02 Lg Semicon Co., Ltd. Method for forming multi-layered metal wiring semiconductor element using cmp or etch back
US5882999A (en) * 1994-08-15 1999-03-16 International Business Machines Corporation Process for metallization of an insulation layer
US5494854A (en) 1994-08-17 1996-02-27 Texas Instruments Incorporated Enhancement in throughput and planarity during CMP using a dielectric stack containing HDP-SiO2 films
JPH08124886A (en) 1994-10-26 1996-05-17 Ricoh Co Ltd Method and apparatus for grinding semiconductor device
JPH08288391A (en) 1994-11-30 1996-11-01 Samsung Electron Co Ltd Wiring formation of semiconductor element
US5858875A (en) 1995-02-03 1999-01-12 National Semiconductor Corporation Integrated circuits with borderless vias
US5578523A (en) * 1995-02-24 1996-11-26 Motorola, Inc. Method for forming inlaid interconnects in a semiconductor device
US5840625A (en) 1995-03-30 1998-11-24 Siemens Aktiengesellschaft Method of fabricating integrated circuit interconnection employing tungsten/aluminum layers
US6329284B2 (en) * 1995-10-17 2001-12-11 Mitsubishi Denki Kabushiki Kaisha Manufacturing process of a semiconductor device
US5786275A (en) 1996-06-04 1998-07-28 Nec Corporation Process of fabricating wiring structure having metal plug twice polished under different conditions
US5783485A (en) 1996-07-19 1998-07-21 Motorola, Inc. Process for fabricating a metallized interconnect
US5880018A (en) 1996-10-07 1999-03-09 Motorola Inc. Method for manufacturing a low dielectric constant inter-level integrated circuit structure
US6100184A (en) * 1997-08-20 2000-08-08 Sematech, Inc. Method of making a dual damascene interconnect structure using low dielectric constant material for an inter-level dielectric layer
US5920790A (en) * 1997-08-29 1999-07-06 Motorola, Inc. Method of forming a semiconductor device having dual inlaid structure

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Japanese Office Action Dated Jul. 27, 2010.

Also Published As

Publication number Publication date
KR19980044102A (en) 1998-09-05
JPH10173043A (en) 1998-06-26
US5960317A (en) 1999-09-28
KR100230392B1 (en) 1999-11-15

Similar Documents

Publication Publication Date Title
USRE41842E1 (en) Methods of forming electrical interconnects on integrated circuit substrates using selective slurries
US6051496A (en) Use of stop layer for chemical mechanical polishing of CU damascene
US6309957B1 (en) Method of low-K/copper dual damascene
US6143641A (en) Structure and method for controlling copper diffusion and for utilizing low K materials for copper interconnects in integrated circuit structures
US6004188A (en) Method for forming copper damascene structures by using a dual CMP barrier layer
US6696222B2 (en) Dual damascene process using metal hard mask
US6218079B1 (en) Method for metalization by dual damascene process using photosensitive polymer
US6372632B1 (en) Method to eliminate dishing of copper interconnects by the use of a sacrificial oxide layer
US5959361A (en) Dielectric pattern
US6080656A (en) Method for forming a self-aligned copper structure with improved planarity
US6121146A (en) Method for forming contact plugs of a semiconductor device
US6753249B1 (en) Multilayer interface in copper CMP for low K dielectric
US6313028B2 (en) Method of fabricating dual damascene structure
US5960310A (en) Polishing methods for forming a contact plug
US20040171256A1 (en) Mask layer and interconnect structure for dual damascene semiconductor manufacturing
US6117766A (en) Method of forming contact plugs in a semiconductor device
US6383943B1 (en) Process for improving copper fill integrity
KR100482179B1 (en) Fabricating method of semiconductor device
US6346474B1 (en) Dual damascene process
US6350695B1 (en) Pillar process for copper interconnect scheme
US6218291B1 (en) Method for forming contact plugs and simultaneously planarizing a substrate surface in integrated circuits
US20020173079A1 (en) Dual damascene integration scheme using a bilayer interlevel dielectric
US7435673B2 (en) Methods of forming integrated circuit devices having metal interconnect structures therein
US8048799B2 (en) Method for forming copper wiring in semiconductor device
KR0167282B1 (en) Method for forming multilayer interconnection

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 12