US9835684B2 - In-circuit test structure for printed circuit board - Google Patents

In-circuit test structure for printed circuit board Download PDF

Info

Publication number
US9835684B2
US9835684B2 US14/175,392 US201414175392A US9835684B2 US 9835684 B2 US9835684 B2 US 9835684B2 US 201414175392 A US201414175392 A US 201414175392A US 9835684 B2 US9835684 B2 US 9835684B2
Authority
US
United States
Prior art keywords
test
printed circuit
circuit board
center
test pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US14/175,392
Other versions
US20140229783A1 (en
Inventor
Jinchai (Ivy) QIN
Bing Al
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nvidia Corp
Original Assignee
Nvidia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nvidia Corp filed Critical Nvidia Corp
Assigned to NVIDIA CORPORATION reassignment NVIDIA CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AI, BING, QIN, JINCHAI (IVY)
Publication of US20140229783A1 publication Critical patent/US20140229783A1/en
Application granted granted Critical
Publication of US9835684B2 publication Critical patent/US9835684B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3177—Testing of logic operation, e.g. by logic analysers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/2818—Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP] using test structures on, or modifications of, the card under test, made for the purpose of testing, e.g. additional components or connectors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0266—Marks, test patterns or identification means
    • H05K1/0268—Marks, test patterns or identification means for electrical inspection or testing
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/09481—Via in pad; Pad over filled via
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers

Definitions

  • Embodiments of the present invention relate generally to the field of printed circuit boards, and more particularly to in-circuit test structures for printed circuit boards.
  • ICTs In-circuit tests are the tests for electrical properties of electrical elements in printed circuit boards (PCBs) and electrical connections between the electrical elements.
  • the in-circuit tests can be used to detect the potential manufacturing defects in the printed circuit boards, e.g., open or short circuits, and the reliabilities of the electrical elements by measuring the resistances, capacities and other characteristics of each electrical element.
  • the in-circuit tests are standard tests aimed at printed circuit boards.
  • the in-circuit tests offer advantages, such as simple operation, high efficiency and accurate defect positioning, etc.
  • One approach of in-circuit tests is to produce a via in a multilayer printed circuit board for as a conducting channel between an electrical element and the circuits on the PCB and a test probe. And a test pad coupled with the via is produced on the upper surface of the printed circuit board so that the electrical element and the circuit are electrically connected to the exterior of the printed circuit board.
  • a test probe of a test apparatus contacts with the center of the test pad to test the electrical properties of the printed circuit board.
  • a via 210 is initially formed in a printed circuit board 200 , and then a test pad 230 is formed on the upper surface of the printed circuit 200 .
  • the center of the test pad 230 is located right above the via 210 , and the center part of the test pad 230 may recess toward the via 210 .
  • the recession can cause reduced thickness and the increased resistance of the center part of the test pad 230 .
  • solder-opened via typically a via needs to be plugged with soldermask to avoid electrical short and oxidation.
  • solder-opened via one side of the via is soldermask plugged, and the other side having a big test pad remains solder-open for contacting the probe tip.
  • the solder mask may seep into the solder-opened side of the via from the soldermask-plugged side, thereby affecting the contact between the test probe and the test pad.
  • test data often deviates from the actual data. Sometimes, the test data cannot even be obtained.
  • Embodiments of the present invention provide an in-circuit test structure having a center of the via deviates from the center of a test pad. Thereby, the accuracy and the reliability of the test data are improved. Also, the test efficiency of the in-circuit test is improved.
  • an in-circuit test structure for a printed circuit board comprises a via and a test pad.
  • the via passes through the printed circuit board for communicating with an electrical device to be tested on the printed circuit board.
  • the test pad is used for forming on an upper surface of the printed circuit board and covering the via, wherein a center of the via deviates from a center of the test pad.
  • the distance between the center of the test pad and the center of the via may be larger than a radius of the via.
  • a difference between the distance and the radius of the via is larger than a contact radius between a test probe and the test pad.
  • the in-circuit test structure further comprises a conducting layer located on an inner wall of the via and extending out of the via.
  • the via is filled with a solder mask.
  • a diameter of the test pad may be the range of 0.5 mm-1.27 mm.
  • a diameter of the via may be in the range of 0.2 mm-0.5 mm.
  • a region on the test pad for contacting with a test probe is located at the centre of the test pad.
  • a printed circuit board is further provided.
  • the printed circuit board has a multilayer stack structure and comprises an in-circuit test structure.
  • the in-circuit structure comprises a via and a test pad.
  • the via passes through the printed circuit board and electrically conducts with an electrical device to be tested on the printed circuit board.
  • the test pad is formed on an upper surface of the printed circuit board and covers the via, wherein a center of the via deviates from a center of the test pad.
  • the distance between the center of the test pad and the center of the via may be larger than a radius of the via.
  • a difference between the distance and the radius of the via may be larger than a contact radius between a test probe and the test pad.
  • the in-circuit test structure further may comprise a conducting layer located on an inner wall of the via and extending out of the via.
  • a method for producing an in-circuit test structure for a printed circuit board comprises forming a via in the printed circuit board, wherein the via passes through the printed circuit board and electrically coupled to an electrical device to be tested of the printed circuit board.
  • the method further comprises forming a test pad on an upper surface of the printed circuit board, wherein the test pad covers the via, and wherein a center of the via deviates from a center of the test pad.
  • the method further comprises forming a conducting layer on an inner wall of the via, wherein the conducting layer extends out of the via.
  • the conducting layer may be made of Copper formed by electroplating.
  • the method may further comprise filling the via with a solder mask from a lower surface of the printed circuit board.
  • FIG. 1 illustrates an exemplary configuration of a printed circuit board in accordance with one embodiment of the present invention.
  • FIG. 2 illustrates that the test pad recesses toward the via.
  • FIGS. 3A-3D are cross-sectional views illustrating an exemplary method of producing the in-circuit test structure in accordance with one embodiment of the present invention.
  • FIG. 1 illustrates an exemplary configuration of a printed circuit board in accordance with one embodiment of the present invention.
  • the printed circuit board 100 has a multilayer stack structure. It is appreciated that the printed circuit board 100 comprises multiple layers of sub-printed circuit boards which are combined together.
  • the printed circuit board 100 includes electrical devices.
  • the electrical devices comprise the circuits formed on surfaces of the sub-printed circuit boards and the electrical elements connected to the printed circuit board 100 .
  • the in-circuit test structure(s) is produced in one or more regions to be tested on the printed circuit board 100 according to the test purpose.
  • the in-circuit test structure is used for connecting a part of the electrical devices to the exterior of the printed circuit board.
  • the test data indicating electrical properties is able to be obtained by contacting the probe in the test apparatus with the in-circuit test structure.
  • the in-circuit test structure comprises a via 110 and a test pad 130 .
  • the via 110 passes through the printed circuit board 100 to communicate with an electrical device to be tested on the printed circuit board.
  • the in-circuit test structure further comprises a conducting layer 120 .
  • the conducting layer 120 is located on an inner wall of the via 110 and extends out of the via 110 .
  • the conducting layer 120 electrically connects the electrical device to be tested with the test pad 130 .
  • the via 110 may be produced by any drilling or hole-making equipment in the prior art.
  • the diameter of the via 110 is in the range of 0.2 mm-0.5 mm.
  • the test pad 130 is formed on an upper surface of the printed circuit board 100 .
  • the “upper surface” mentioned herein is relative to the placement of the printed circuit board 100 . In general, the surface connected to the electrical element is placed upward. Naturally, the inverse placement of the printed circuit board 100 is not excluded from the present invention.
  • the test pad 130 covers the via 110 to connect the electrical device communicated with the via 110 to the exterior of the printed circuit board 100 .
  • the “covering” mentioned herein comprises a direct covering that the test pad 130 covers one end of the via 110 directly.
  • the “covering” further comprises an indirect covering that other conducting layer is located between the test pad 130 and the via 110 .
  • the diameter of the test pad 130 is in the range of 0.5 mm-1.27 mm.
  • a via 210 is initially formed in a printed circuit board 200 , and then a test pad 230 is formed on the upper surface of the printed circuit 200 . Since a part of the test pad 230 forms right above the via 210 , this part of the test pad 230 may recess toward the via 210 . This results in the reduced thickness and the increased resistance of this part of the test pad 230 . When the electrical test is carried out, it inevitably results in the deviation of the test result, if the test probe merely contacts with this part of the test pad 230 .
  • the test engineer normally contacts the center of the test pad by the probe to perform the in-circuit test.
  • the in-circuit test structure provided by an embodiment of the present invention is configured such that the center of the via 110 deviates from the center of the test pad 130 . Since the portion which is the closest to the center of the via 110 of the test pad 130 tends to be affected by the via 110 most, the arrangement that the center of the via deviates from the center of the test pad 130 can advantageously reduce the impact of the via 110 on the thickness of the center of the test pad 130 . Thus, the impact of the structural change of the test pad 130 on the test result is reduced, when the test is performed by contacting the center of the test pad 130 with the probe.
  • the distance d between the center of the test pad 130 and the center of the via 110 is larger than the radius of the via 110 .
  • the difference between the distance which is between the center of the test pad 130 and the center of the via 110 and the radius of the via 110 is larger than a contact radius between the test probe and the test pad 130 .
  • this embodiment can reduce the impact of the via 110 on the region to be tested of the test pad 130 to greatest large extent. Thus the test result is much closer to the actual data.
  • the via 110 is filled with a solder mask (not shown).
  • the solder mask will be described in detail when the method provided by the present invention is explained below.
  • FIGS. 3A-3D are cross-sectional views illustrating an exemplary method of producing the in-circuit test structure in accordance with one embodiment of the present invention. The producing method will be described in combination with FIGS. 3A-3D .
  • a printed circuit board 300 with a multilayer stack structure is initially provided.
  • the printed circuit board 300 is provided with an electrical device.
  • the electrical device comprises the circuits formed on surfaces of the sub-printed circuit boards and the electrical elements connected to the printed circuit board 300 .
  • a via 310 passing through the printed circuit board 300 is then formed in the printed circuit board 300 .
  • the via 310 is coupled with the electrical devices to be tested on the printed circuit board 300 .
  • a diameter of the via 310 may be in the range of 0.2 mm-0.5 mm.
  • a conducting layer 320 is formed on an inner wall of the via 310 .
  • the conducting layer 320 extends out of the via 310 .
  • the conducting layer 320 is made of Copper. Copper has a lower resistivity, and copper is easily formed as a thin film on the surface of the device.
  • the conducting layer 320 is formed by electroplating. The thin film formed by the electroplating is uniform and dense. And, the thickness of the thin film can be controlled. Furthermore, the electroplating is simple and the production cost is lower.
  • a test pad 330 is then formed on an upper surface of the printed circuit board 300 .
  • the test pad 330 covers the via 310 , and the center of the via 310 deviates from the center of the test pad 330 .
  • the diameter of the test pad 330 is in the range of 0.5 mm-1.27 mm.
  • the distance between the center of the test pad 330 and the center of the via 310 is larger than the radius of the via 310 .
  • the difference between the distance which is between the center of the test pad 330 and the center of the via 310 and the radius of the via 310 is larger than a contact radius between the test probe and the test pad 330 .
  • the method further comprises filling the via 310 with a solder mask 340 from a lower surface of the printed circuit board 300 .
  • the structure exposed by the via 310 can be prevented from oxidization through filling the via 310 with the solder mask 340 .
  • the solder mask 340 may be formed by coating.
  • the solder mask is filled from a lower surface of the printed circuit board 300 and stops just at the upper surface of the printed circuit board 300 .
  • the solder mask is initially filled in the via 310 and then the test pad 230 is produced.
  • the accuracy of the test data can be improved by means of the in-circuit test structure provided by an embodiment of the present invention, and thus the reliability of the test result is ensured. Also, the test efficiency of the in-circuit test is improved.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

A printed circuit board, an in-circuit test structure and a method for producing the in-circuit test structure thereof are disclosed. The in-circuit test structure comprises a via and a test pad. The via passes through the printed circuit board for communicating with an electrical device to be tested on the printed circuit board. The test pad is formed on an upper surface of the printed circuit board and covering the via, wherein a center of the via deviates from a center of the test pad. In the in-circuit test, the accuracy of the test data can be improved by means of the in-circuit test structure provided by the present invention, and thus the reliability of the test result is ensured. Also, the test efficiency of the in-circuit test is improved.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims priority to Chinese Patent Application No. 201310050664.4, filed on Feb. 8, 2013, which is hereby incorporated by reference in its entirety.
FIELD OF INVENTION
Embodiments of the present invention relate generally to the field of printed circuit boards, and more particularly to in-circuit test structures for printed circuit boards.
BACKGROUND
In-circuit tests (ICTs) are the tests for electrical properties of electrical elements in printed circuit boards (PCBs) and electrical connections between the electrical elements. The in-circuit tests can be used to detect the potential manufacturing defects in the printed circuit boards, e.g., open or short circuits, and the reliabilities of the electrical elements by measuring the resistances, capacities and other characteristics of each electrical element. The in-circuit tests are standard tests aimed at printed circuit boards. The in-circuit tests offer advantages, such as simple operation, high efficiency and accurate defect positioning, etc.
One approach of in-circuit tests is to produce a via in a multilayer printed circuit board for as a conducting channel between an electrical element and the circuits on the PCB and a test probe. And a test pad coupled with the via is produced on the upper surface of the printed circuit board so that the electrical element and the circuit are electrically connected to the exterior of the printed circuit board. A test probe of a test apparatus contacts with the center of the test pad to test the electrical properties of the printed circuit board.
As shown in FIG. 2, in producing the in-circuit test structure, a via 210 is initially formed in a printed circuit board 200, and then a test pad 230 is formed on the upper surface of the printed circuit 200. Conventionally, the center of the test pad 230 is located right above the via 210, and the center part of the test pad 230 may recess toward the via 210. The recession can cause reduced thickness and the increased resistance of the center part of the test pad 230. When the electrical test is carried out, it often deviates the test result, if the test probe contacts with this part of the test pad 230.
Moreover, typically a via needs to be plugged with soldermask to avoid electrical short and oxidation. For solder-opened via, one side of the via is soldermask plugged, and the other side having a big test pad remains solder-open for contacting the probe tip. During this type of process, the solder mask may seep into the solder-opened side of the via from the soldermask-plugged side, thereby affecting the contact between the test probe and the test pad.
But in the practical testing process, the test data often deviates from the actual data. Sometimes, the test data cannot even be obtained.
SUMMARY OF THE INVENTION
Accordingly, there is a need for providing a printed circuit board, an in-circuit test structure and a method for producing the in-circuit test structure thereof to provide accurate test data. Embodiments of the present invention provide an in-circuit test structure having a center of the via deviates from the center of a test pad. Thereby, the accuracy and the reliability of the test data are improved. Also, the test efficiency of the in-circuit test is improved.
According to one aspect of the present invention, an in-circuit test structure for a printed circuit board is provided. The in-circuit test structure comprises a via and a test pad. The via passes through the printed circuit board for communicating with an electrical device to be tested on the printed circuit board. The test pad is used for forming on an upper surface of the printed circuit board and covering the via, wherein a center of the via deviates from a center of the test pad. In some embodiments, the distance between the center of the test pad and the center of the via may be larger than a radius of the via. Preferably, a difference between the distance and the radius of the via is larger than a contact radius between a test probe and the test pad.
Preferably, the in-circuit test structure further comprises a conducting layer located on an inner wall of the via and extending out of the via.
Preferably, the via is filled with a solder mask.
Preferably, a diameter of the test pad may be the range of 0.5 mm-1.27 mm.
Preferably, a diameter of the via may be in the range of 0.2 mm-0.5 mm.
Preferably, a region on the test pad for contacting with a test probe is located at the centre of the test pad.
According to another embodiment of the present invention, a printed circuit board is further provided. The printed circuit board has a multilayer stack structure and comprises an in-circuit test structure. The in-circuit structure comprises a via and a test pad. The via passes through the printed circuit board and electrically conducts with an electrical device to be tested on the printed circuit board. The test pad is formed on an upper surface of the printed circuit board and covers the via, wherein a center of the via deviates from a center of the test pad. In some embodiments, the distance between the center of the test pad and the center of the via may be larger than a radius of the via. A difference between the distance and the radius of the via may be larger than a contact radius between a test probe and the test pad. The in-circuit test structure further may comprise a conducting layer located on an inner wall of the via and extending out of the via.
According to still another embodiment of the present invention, a method for producing an in-circuit test structure for a printed circuit board comprises forming a via in the printed circuit board, wherein the via passes through the printed circuit board and electrically coupled to an electrical device to be tested of the printed circuit board. The method further comprises forming a test pad on an upper surface of the printed circuit board, wherein the test pad covers the via, and wherein a center of the via deviates from a center of the test pad. In some embodiments, the method further comprises forming a conducting layer on an inner wall of the via, wherein the conducting layer extends out of the via. The conducting layer may be made of Copper formed by electroplating. The method may further comprise filling the via with a solder mask from a lower surface of the printed circuit board.
The foregoing is a summary and thus contains, by necessity, simplifications, generalizations and omissions of detail; consequently, those skilled in the art will appreciate that the summary is illustrative only and is not intended to be in any way limiting. Other aspects, inventive features, and advantages of the present invention, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth below.
BRIEF DESCRIPTION OF THE DRAWINGS
Embodiments of the present invention will be better understood from a reading of the following detailed description, taken in conjunction with the accompanying drawing figures in which like reference characters designate like elements and in which:
FIG. 1 illustrates an exemplary configuration of a printed circuit board in accordance with one embodiment of the present invention.
FIG. 2 illustrates that the test pad recesses toward the via.
FIGS. 3A-3D are cross-sectional views illustrating an exemplary method of producing the in-circuit test structure in accordance with one embodiment of the present invention.
 DETAILED DESCRIPTION
Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of embodiments of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as not to unnecessarily obscure aspects of the embodiments of the present invention. The drawings showing embodiments of the invention are semi-diagrammatic and not to scale and, particularly, some of the dimensions are for the clarity of presentation and are shown exaggerated in the drawing Figures. Similarly, although the views in the drawings for the ease of description generally show similar orientations, this depiction in the Figures is arbitrary for the most part. Generally, the invention can be operated in any orientation.
A printed circuit board is provided by an embodiment of the present invention. The printed circuit board has an in-circuit test structure provided by the present invention. FIG. 1 illustrates an exemplary configuration of a printed circuit board in accordance with one embodiment of the present invention.
As shown in FIG. 1, the printed circuit board 100 has a multilayer stack structure. It is appreciated that the printed circuit board 100 comprises multiple layers of sub-printed circuit boards which are combined together. The printed circuit board 100 includes electrical devices. The electrical devices comprise the circuits formed on surfaces of the sub-printed circuit boards and the electrical elements connected to the printed circuit board 100. During the in-circuit test, the in-circuit test structure(s) is produced in one or more regions to be tested on the printed circuit board 100 according to the test purpose. The in-circuit test structure is used for connecting a part of the electrical devices to the exterior of the printed circuit board. Thus, the test data indicating electrical properties is able to be obtained by contacting the probe in the test apparatus with the in-circuit test structure.
Since other components comprised in the printed circuit board 100 are known in the art, only the in-circuit test structure is described in detail herein. Referring to FIG. 1, the in-circuit test structure comprises a via 110 and a test pad 130.
The via 110 passes through the printed circuit board 100 to communicate with an electrical device to be tested on the printed circuit board. In one embodiment, the in-circuit test structure further comprises a conducting layer 120. The conducting layer 120 is located on an inner wall of the via 110 and extends out of the via 110. The conducting layer 120 electrically connects the electrical device to be tested with the test pad 130. In one embodiment, the via 110 may be produced by any drilling or hole-making equipment in the prior art. In one embodiment, the diameter of the via 110 is in the range of 0.2 mm-0.5 mm.
The test pad 130 is formed on an upper surface of the printed circuit board 100. The “upper surface” mentioned herein is relative to the placement of the printed circuit board 100. In general, the surface connected to the electrical element is placed upward. Naturally, the inverse placement of the printed circuit board 100 is not excluded from the present invention. The test pad 130 covers the via 110 to connect the electrical device communicated with the via 110 to the exterior of the printed circuit board 100. The “covering” mentioned herein comprises a direct covering that the test pad 130 covers one end of the via 110 directly. Furthermore, the “covering” further comprises an indirect covering that other conducting layer is located between the test pad 130 and the via 110. In one embodiment, the diameter of the test pad 130 is in the range of 0.5 mm-1.27 mm.
In researching the inaccuracy of the test results of the in-circuit test, it has been discovered that it may be caused by the following situations during the in-circuit test. As shown in FIG. 2, in producing the in-circuit test structure, a via 210 is initially formed in a printed circuit board 200, and then a test pad 230 is formed on the upper surface of the printed circuit 200. Since a part of the test pad 230 forms right above the via 210, this part of the test pad 230 may recess toward the via 210. This results in the reduced thickness and the increased resistance of this part of the test pad 230. When the electrical test is carried out, it inevitably results in the deviation of the test result, if the test probe merely contacts with this part of the test pad 230.
In practice, the test engineer normally contacts the center of the test pad by the probe to perform the in-circuit test. Referring back to FIG. 1, the in-circuit test structure provided by an embodiment of the present invention is configured such that the center of the via 110 deviates from the center of the test pad 130. Since the portion which is the closest to the center of the via 110 of the test pad 130 tends to be affected by the via 110 most, the arrangement that the center of the via deviates from the center of the test pad 130 can advantageously reduce the impact of the via 110 on the thickness of the center of the test pad 130. Thus, the impact of the structural change of the test pad 130 on the test result is reduced, when the test is performed by contacting the center of the test pad 130 with the probe.
In one embodiment, the distance d between the center of the test pad 130 and the center of the via 110 is larger than the radius of the via 110. Thus, the impact of the via 110 on the center of the test pad 130 can be avoided, and further, the accuracy of the test result is improved.
In another embodiment, the difference between the distance which is between the center of the test pad 130 and the center of the via 110 and the radius of the via 110 is larger than a contact radius between the test probe and the test pad 130. Considering that the contact between the test probe and the test pad 130 is a surface contact, therefore, this embodiment can reduce the impact of the via 110 on the region to be tested of the test pad 130 to greatest large extent. Thus the test result is much closer to the actual data.
In one embodiment, the via 110 is filled with a solder mask (not shown). The solder mask will be described in detail when the method provided by the present invention is explained below.
FIGS. 3A-3D are cross-sectional views illustrating an exemplary method of producing the in-circuit test structure in accordance with one embodiment of the present invention. The producing method will be described in combination with FIGS. 3A-3D.
As shown in FIG. 3A, a printed circuit board 300 with a multilayer stack structure is initially provided. As mentioned above, the printed circuit board 300 is provided with an electrical device. The electrical device comprises the circuits formed on surfaces of the sub-printed circuit boards and the electrical elements connected to the printed circuit board 300.
Continuing to refer to FIG. 3A, a via 310 passing through the printed circuit board 300 is then formed in the printed circuit board 300. The via 310 is coupled with the electrical devices to be tested on the printed circuit board 300. In one embodiment, a diameter of the via 310 may be in the range of 0.2 mm-0.5 mm.
Referring to FIG. 3B, in some embodiments, a conducting layer 320 is formed on an inner wall of the via 310. The conducting layer 320 extends out of the via 310. In one embodiment, the conducting layer 320 is made of Copper. Copper has a lower resistivity, and copper is easily formed as a thin film on the surface of the device. As an example, the conducting layer 320 is formed by electroplating. The thin film formed by the electroplating is uniform and dense. And, the thickness of the thin film can be controlled. Furthermore, the electroplating is simple and the production cost is lower.
As shown in FIG. 3C, a test pad 330 is then formed on an upper surface of the printed circuit board 300. The test pad 330 covers the via 310, and the center of the via 310 deviates from the center of the test pad 330. In one embodiment, the diameter of the test pad 330 is in the range of 0.5 mm-1.27 mm. In another embodiment, the distance between the center of the test pad 330 and the center of the via 310 is larger than the radius of the via 310. In one embodiment, the difference between the distance which is between the center of the test pad 330 and the center of the via 310 and the radius of the via 310 is larger than a contact radius between the test probe and the test pad 330.
In some embodiments, as shown in FIG. 3D, after forming the test pad 330, the method further comprises filling the via 310 with a solder mask 340 from a lower surface of the printed circuit board 300. The structure exposed by the via 310 can be prevented from oxidization through filling the via 310 with the solder mask 340. The solder mask 340 may be formed by coating. In some embodiments, the solder mask is filled from a lower surface of the printed circuit board 300 and stops just at the upper surface of the printed circuit board 300. In some embodiments, the solder mask is initially filled in the via 310 and then the test pad 230 is produced.
In the in-circuit test, the accuracy of the test data can be improved by means of the in-circuit test structure provided by an embodiment of the present invention, and thus the reliability of the test result is ensured. Also, the test efficiency of the in-circuit test is improved.
The foregoing description, for purpose of explanation, has been described with reference to specific embodiments. However, the illustrative discussions above are not intended to be exhaustive or to limit the invention to the precise forms disclosed. Many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as may be suited to the particular use contemplated.
Embodiments according to the invention are thus described. While the present disclosure has been described in particular embodiments, it should be appreciated that the invention should not be construed as limited by such embodiments, but rather construed according to the below claims.

Claims (20)

What is claimed is:
1. An in-circuit test structure for a printed circuit board, the test structure comprising:
a via passing through the printed circuit board for electrically conducting with an electrical device to be tested on the printed circuit board; and
a test pad formed on an upper surface of the printed circuit board and covering the via, wherein a center of the via deviates from a center of the test pad in a predetermined configuration.
2. The in-circuit test structure according to claim 1, wherein a distance between the center of the test pad and the center of the via is larger than a radius of the via.
3. The in-circuit test structure according to claim 2, wherein a difference between the distance and the radius of the via is larger than a contact radius between a test probe and the test pad.
4. The in-circuit test structure according to claim 1, wherein the in-circuit test structure further comprises a conducting layer located on an inner wall of the via and extending external to the via.
5. The in-circuit test structure according to claim 1, wherein the via is filled with a solder mask.
6. The in-circuit test structure according to claim 1, wherein a diameter of the test pad is substantially in the range of 0.5 mm-1.27 mm.
7. The in-circuit test structure according to claim 1, wherein a diameter of the via is substantially in the range of 0.2 mm-0.5 mm.
8. The in-circuit test structure according to claim 1, wherein a region on the test pad for contacting with a test probe is located at the center of the test pad.
9. A printed circuit board, comprising a multilayer stack structure; and an in-circuit test structure, wherein the in-circuit structure comprises:
a via passing through the printed circuit board and communicating with an electrical device to be tested on the printed circuit board; and
a test pad formed on an upper surface of the printed circuit board and covering the via, wherein a center of the via deviates from a center of the test pad in a predetermined configuration.
10. The printed circuit board according to claim 9, wherein a distance between the center of the test pad and the center of the via is larger than a radius of the via.
11. The printed circuit board according to claim 10, wherein a difference between the distance and the radius of the via is larger than a contact radius between a test probe and the test pad.
12. The printed circuit board according to claim 9, wherein the in-circuit test structure further comprises a conducting layer located on an inner wall of the via and extending out of the via.
13. The printed circuit board according to claim 9, wherein the via is filled with a solder mask.
14. A method for producing an in-circuit test structure for a printed circuit board, said method comprising:
forming a via in the printed circuit board that has a multilayer stack structure, wherein the via passes through the printed circuit board and electrically conducts with an electrical device to be tested on the printed circuit board; and
forming a test pad on an upper surface of the printed circuit board, wherein the test pad covers the via, and wherein a center of the via deviates from a center of the test pad in a predetermined configuration.
15. The method according to claim 14, wherein between the forming the via and the forming the test pad, the method further comprises forming a conducting layer on an inner wall of the via, wherein the conducting layer extends out of the via.
16. The method according to claim 15, wherein the conducting layer is made of Copper.
17. The method according to claim 16, wherein the conducting layer is formed by electroplating.
18. The method according to claim 14, wherein a distance between the center of the test pad and the center of the via is larger than a radius of the via.
19. The method according to claim 18, wherein a difference between the distance and the radius of the via is larger than a contact radius between a test probe and the test pad.
20. The method according to claim 14 further comprising filling the via with a solder mask from a lower surface of the printed circuit board.
US14/175,392 2013-02-08 2014-02-07 In-circuit test structure for printed circuit board Active 2034-06-02 US9835684B2 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN201310050664.4 2013-02-08
CN201310050664 2013-02-08
CN201310050664.4A CN103983809A (en) 2013-02-08 2013-02-08 PCB and online testing structure thereof, and manufacturing method of online testing structure

Publications (2)

Publication Number Publication Date
US20140229783A1 US20140229783A1 (en) 2014-08-14
US9835684B2 true US9835684B2 (en) 2017-12-05

Family

ID=51226212

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/175,392 Active 2034-06-02 US9835684B2 (en) 2013-02-08 2014-02-07 In-circuit test structure for printed circuit board

Country Status (4)

Country Link
US (1) US9835684B2 (en)
CN (1) CN103983809A (en)
DE (1) DE102013114592A1 (en)
TW (1) TWI495406B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104918423B (en) * 2015-06-19 2018-06-15 深圳崇达多层线路板有限公司 A kind of method for manufacturing circuit board of detectable internal layer orifice ring
CN105158606B (en) * 2015-08-28 2018-06-26 北大方正集团有限公司 A kind of VNA test methods of PCB backboards Via signal and test system
CN105527559B (en) * 2015-11-30 2019-07-02 北大方正集团有限公司 Measurement circuit plate, its production method, test method and test macro
US10001507B2 (en) 2016-09-14 2018-06-19 International Business Machines Corporation ICT probe contact improvement
CN110611989A (en) * 2019-10-29 2019-12-24 业成科技（成都）有限公司 Circuit board and electronic device
KR20220031398A (en) * 2020-09-04 2022-03-11 삼성전기주식회사 Printed circuit board
US11644501B2 (en) * 2020-09-21 2023-05-09 International Business Machines Corporation Method for identifying PCB core-layer properties

Citations (65)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4922140A (en) 1988-03-31 1990-05-01 Deutsche Itt Industries Gmbh CMOS/NMOS integrated circuit with supply voltage delay variation compensation
US5553276A (en) 1993-06-30 1996-09-03 International Business Machines Corporation Self-time processor with dynamic clock generator having plurality of tracking elements for outputting sequencing signals to functional units
US5835553A (en) 1995-04-20 1998-11-10 Nec Corporation Semiconductor integrated circuit having a digital temperature sensor circuit
US5973507A (en) 1995-06-13 1999-10-26 Fujitsu Limited Exclusive-or gate for use in delay using transmission gate circuitry
US6023430A (en) 1997-12-17 2000-02-08 Nec Corporation Semiconductor memory device asynchronously communicable with external device and asynchronous access controller for data access
KR20010035660A (en) 1999-10-01 2001-05-07 김영환 A method of measuring delay time due to interconnections
US6242960B1 (en) 1999-04-08 2001-06-05 Samsung Electronics Co., Ltd. Internal clock signal generating circuit employing pulse generator
US6401018B1 (en) 1999-12-24 2002-06-04 Denso Corporation Sensor device having malfunction detector
US6420207B1 (en) * 2000-01-04 2002-07-16 Multek Hong Kong Limited Semiconductor package and enhanced FBG manufacturing
US20030001185A1 (en) 2001-06-29 2003-01-02 Bernhard Sell Circuit configuration and method for determining a time constant of a storage capacitor of a memory cell in a semiconductor memory
US20030034848A1 (en) 2001-08-15 2003-02-20 Norman Robert D. Ring oscillator dynamic adjustments for auto calibration
US6535071B2 (en) 2001-05-17 2003-03-18 Micron Technology, Inc. CMOS voltage controlled phase shift oscillator
US6535013B2 (en) 2000-12-28 2003-03-18 Intel Corporation Parameter variation probing technique
TW200403779A (en) 2002-08-27 2004-03-01 Taiwan Semiconductor Mfg Method for evaluating interconnect structure layout and the metal sheet resistance
US6724225B2 (en) 2001-06-07 2004-04-20 Ibm Corporation Logic circuit for true and complement signal generator
TW200419688A (en) 2003-03-31 2004-10-01 Macronix Int Co Ltd Inkless wafer test method
US6801096B1 (en) 2003-01-22 2004-10-05 Advanced Micro Devices, Inc. Ring oscillator with embedded scatterometry grate array
US20050007154A1 (en) 2003-07-07 2005-01-13 Patella Benjamin J. System and method for evaluating the speed of a circuit
US20050012556A1 (en) 2003-07-18 2005-01-20 International Business Machines Corporation Method and apparatus for determining characteristics of MOS devices
US6882172B1 (en) 2002-04-16 2005-04-19 Transmeta Corporation System and method for measuring transistor leakage current with a ring oscillator
DE102004001668A1 (en) 2004-01-12 2005-08-11 Infineon Technologies Ag Integral electronic amplifier temperature sensor for mobile phone base stations uses threshold comparators connected to digital and analogue inputs and sensor
US20060028241A1 (en) 2004-07-27 2006-02-09 Easic Corporation Structured integrated circuit device
US6998901B2 (en) 2003-11-25 2006-02-14 Hynix Semiconductor Inc. Self refresh oscillator
US7064620B1 (en) 2003-05-09 2006-06-20 Altera Corporation Sequential VCO phase output enabling circuit
US20060161797A1 (en) 2003-01-24 2006-07-20 Eckhard Grass Asynchronous wrapper for a globally asynchronous, locally synchronous (gals) circuit
US7085658B2 (en) 2004-10-20 2006-08-01 International Business Machines Corporation Method and apparatus for rapid inline measurement of parameter spreads and defects in integrated circuit chips
US20060178857A1 (en) 2005-02-10 2006-08-10 Barajas Leandro G Quasi-redundant smart sensing topology
US7151417B1 (en) 2004-06-16 2006-12-19 Transmeta Corporation System and method for characterizing a potential distribution
US20070018663A1 (en) * 2005-01-31 2007-01-25 Leinbach Glen E Method and apparatus for manufacturing and probing test probe access structures on vias
US7180794B2 (en) 2001-11-30 2007-02-20 Sharp Kabushiki Kaisha Oscillating circuit, booster circuit, nonvolatile memory device, and semiconductor device
US7282975B2 (en) 2003-12-31 2007-10-16 Intel Corporation Apparatus and method to control self-timed and synchronous systems
US20070273450A1 (en) 2006-05-09 2007-11-29 Burton Edward A Method and an apparatus to sense supply voltage
US7315221B2 (en) 2005-04-29 2008-01-01 Samsung Electronics Co., Ltd. Method and circuit for controlling a refresh of a semiconductor memory device
US7332937B2 (en) 2005-12-28 2008-02-19 Intel Corporation Dynamic logic with adaptive keeper
TWI293793B (en) 2003-09-23 2008-02-21 Micron Technology Inc Process and integration scheme for fabricating conductive components, through-vias and semiconductor components including conductive through-wafer vias
CN101144741A (en) 2006-09-15 2008-03-19 三菱电机株式会社 Temperature detector
US20080094053A1 (en) 2006-10-24 2008-04-24 Samsung Electronics Co., Ltd. Test circuits having ring oscillators and test methods thereof
US7365611B2 (en) 2005-06-01 2008-04-29 Semiconductor Energy Laboratory Co., Ltd. Element substrate, test method for element substrate, and manufacturing method for semiconductor device
US20080236876A1 (en) * 2007-03-29 2008-10-02 Ibiden Co., Ltd. Multilayer printed circuit board
US7489204B2 (en) 2005-06-30 2009-02-10 International Business Machines Corporation Method and structure for chip-level testing of wire delay independent of silicon delay
US20090045834A1 (en) 2007-08-17 2009-02-19 Raytheon Company Digital circuits with adaptive resistance to single event upset
US20090096495A1 (en) 2006-06-09 2009-04-16 Fujitsu Limited Ring oscillator for temperature sensor, temperature sensor circuit, and semiconductor device having the same
US7550998B2 (en) 2005-10-26 2009-06-23 Motorola, Inc. Inverter circuit having a feedback switch and methods corresponding thereto
US7592876B2 (en) 2005-12-08 2009-09-22 Intel Corporation Leakage oscillator based aging monitor
TW200943719A (en) 2008-02-21 2009-10-16 Advantest Corp Ring oscillator
US7642864B2 (en) 2008-01-29 2010-01-05 International Business Machines Corporation Circuits and design structures for monitoring NBTI (negative bias temperature instability) effect and/or PBTI (positive bias temperature instability) effect
US20100018916A1 (en) 2006-11-24 2010-01-28 Zhang Liangchun Horizontal-tube sedimentation-separation apparatus
US20100102891A1 (en) 2008-10-23 2010-04-29 Advanced Micro Devices, Inc. Oscillator device and methods thereof
US7760033B2 (en) 2007-12-31 2010-07-20 Intel Corporation Ring oscillators for NMOS and PMOS source to drain leakage and gate leakage
US20100189160A1 (en) 2009-01-29 2010-07-29 Samsung Electronics Co., Ltd. Temperature sensing circuit of semiconductor device
TW201103116A (en) 2009-07-06 2011-01-16 Taiwan Semiconductor Mfg Integrated circuit structure
US7908109B2 (en) 2008-07-08 2011-03-15 Advanced Micro Devices, Inc. Identifying manufacturing disturbances using preliminary electrical test data
TW201114347A (en) 2009-10-09 2011-04-16 Kinsus Interconnect Tech Corp Method for fabricating high alignment interlayer conducting structure of embedded circuitry
US20110101998A1 (en) 2009-11-03 2011-05-05 Arm Limited Operating parameter monitoring circuit and method
US20110108988A1 (en) * 2009-11-09 2011-05-12 Dong-Chan Lim Via structures and semiconductor devices having the via structures
TW201118392A (en) 2009-11-18 2011-06-01 Univ Nat Sun Yat Sen Testing device for a passive component embedded in SIP
CN102098028A (en) 2010-10-14 2011-06-15 中国科学院上海微系统与信息技术研究所 Complementary metal-oxide-semiconductor (CMOS) ring oscillator based on mixed crystal orientation silicon on insulator (SOI) technology and manufacturing method thereof
US8041518B2 (en) 2007-05-08 2011-10-18 Globalfoundries Inc. Determining die test protocols based on process health
US8081035B2 (en) 2000-05-11 2011-12-20 Multigig Inc. Electronic pulse generator and oscillator
US8143919B2 (en) 2003-10-31 2012-03-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and a display device
US8193833B2 (en) 2010-02-10 2012-06-05 Kabushiki Kaisha Toshiba Semiconductor integrated circuit for monitoring characteristics of a semiconductor chip
US20130027140A1 (en) 2011-07-27 2013-01-31 Nvidia Corporation Coupling resistance and capacitance analysis systems and methods
US20130106438A1 (en) 2011-11-01 2013-05-02 Nvidia Corporation System and method for examining asymetric operations
US20130106524A1 (en) 2011-11-01 2013-05-02 Nvidia Corporation System and method for examining leakage impacts
US20130110437A1 (en) 2011-11-01 2013-05-02 Nvidia Corporation Determining on-chip voltage and temperature

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6833615B2 (en) * 2000-12-29 2004-12-21 Intel Corporation Via-in-pad with off-center geometry
US6667090B2 (en) * 2001-09-26 2003-12-23 Intel Corporation Coupon registration mechanism and method
CN100484371C (en) * 2004-06-21 2009-04-29 鸿富锦精密工业（深圳）有限公司 Welding disk for preventing host board short circuit
CN102762030A (en) * 2012-07-26 2012-10-31 秦玉成 High-density PCB

Patent Citations (75)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4922140A (en) 1988-03-31 1990-05-01 Deutsche Itt Industries Gmbh CMOS/NMOS integrated circuit with supply voltage delay variation compensation
US5553276A (en) 1993-06-30 1996-09-03 International Business Machines Corporation Self-time processor with dynamic clock generator having plurality of tracking elements for outputting sequencing signals to functional units
US5835553A (en) 1995-04-20 1998-11-10 Nec Corporation Semiconductor integrated circuit having a digital temperature sensor circuit
US5973507A (en) 1995-06-13 1999-10-26 Fujitsu Limited Exclusive-or gate for use in delay using transmission gate circuitry
US6023430A (en) 1997-12-17 2000-02-08 Nec Corporation Semiconductor memory device asynchronously communicable with external device and asynchronous access controller for data access
US6242960B1 (en) 1999-04-08 2001-06-05 Samsung Electronics Co., Ltd. Internal clock signal generating circuit employing pulse generator
KR20010035660A (en) 1999-10-01 2001-05-07 김영환 A method of measuring delay time due to interconnections
US6401018B1 (en) 1999-12-24 2002-06-04 Denso Corporation Sensor device having malfunction detector
DE10063996B4 (en) 1999-12-24 2009-06-04 Denso Corp., Kariya-shi Sensor arrangement with malfunction detector
US6420207B1 (en) * 2000-01-04 2002-07-16 Multek Hong Kong Limited Semiconductor package and enhanced FBG manufacturing
US8081035B2 (en) 2000-05-11 2011-12-20 Multigig Inc. Electronic pulse generator and oscillator
US6535013B2 (en) 2000-12-28 2003-03-18 Intel Corporation Parameter variation probing technique
US6535071B2 (en) 2001-05-17 2003-03-18 Micron Technology, Inc. CMOS voltage controlled phase shift oscillator
US6724225B2 (en) 2001-06-07 2004-04-20 Ibm Corporation Logic circuit for true and complement signal generator
US20030001185A1 (en) 2001-06-29 2003-01-02 Bernhard Sell Circuit configuration and method for determining a time constant of a storage capacitor of a memory cell in a semiconductor memory
US20030034848A1 (en) 2001-08-15 2003-02-20 Norman Robert D. Ring oscillator dynamic adjustments for auto calibration
US7180794B2 (en) 2001-11-30 2007-02-20 Sharp Kabushiki Kaisha Oscillating circuit, booster circuit, nonvolatile memory device, and semiconductor device
US6882172B1 (en) 2002-04-16 2005-04-19 Transmeta Corporation System and method for measuring transistor leakage current with a ring oscillator
US6854100B1 (en) 2002-08-27 2005-02-08 Taiwan Semiconductor Manufacturing Company Methodology to characterize metal sheet resistance of copper damascene process
TW200403779A (en) 2002-08-27 2004-03-01 Taiwan Semiconductor Mfg Method for evaluating interconnect structure layout and the metal sheet resistance
US6801096B1 (en) 2003-01-22 2004-10-05 Advanced Micro Devices, Inc. Ring oscillator with embedded scatterometry grate array
US20060161797A1 (en) 2003-01-24 2006-07-20 Eckhard Grass Asynchronous wrapper for a globally asynchronous, locally synchronous (gals) circuit
TW200419688A (en) 2003-03-31 2004-10-01 Macronix Int Co Ltd Inkless wafer test method
US7064620B1 (en) 2003-05-09 2006-06-20 Altera Corporation Sequential VCO phase output enabling circuit
US20050007154A1 (en) 2003-07-07 2005-01-13 Patella Benjamin J. System and method for evaluating the speed of a circuit
US20050012556A1 (en) 2003-07-18 2005-01-20 International Business Machines Corporation Method and apparatus for determining characteristics of MOS devices
TWI293793B (en) 2003-09-23 2008-02-21 Micron Technology Inc Process and integration scheme for fabricating conductive components, through-vias and semiconductor components including conductive through-wafer vias
US8143919B2 (en) 2003-10-31 2012-03-27 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and a display device
US6998901B2 (en) 2003-11-25 2006-02-14 Hynix Semiconductor Inc. Self refresh oscillator
US7282975B2 (en) 2003-12-31 2007-10-16 Intel Corporation Apparatus and method to control self-timed and synchronous systems
DE102004001668A1 (en) 2004-01-12 2005-08-11 Infineon Technologies Ag Integral electronic amplifier temperature sensor for mobile phone base stations uses threshold comparators connected to digital and analogue inputs and sensor
US7151417B1 (en) 2004-06-16 2006-12-19 Transmeta Corporation System and method for characterizing a potential distribution
US20060028241A1 (en) 2004-07-27 2006-02-09 Easic Corporation Structured integrated circuit device
US7085658B2 (en) 2004-10-20 2006-08-01 International Business Machines Corporation Method and apparatus for rapid inline measurement of parameter spreads and defects in integrated circuit chips
US20070018663A1 (en) * 2005-01-31 2007-01-25 Leinbach Glen E Method and apparatus for manufacturing and probing test probe access structures on vias
US20060178857A1 (en) 2005-02-10 2006-08-10 Barajas Leandro G Quasi-redundant smart sensing topology
DE102006005848A1 (en) 2005-02-10 2006-08-24 General Motors Corp., Detroit Topology for quasi-redundant smart detection
US7315221B2 (en) 2005-04-29 2008-01-01 Samsung Electronics Co., Ltd. Method and circuit for controlling a refresh of a semiconductor memory device
US7365611B2 (en) 2005-06-01 2008-04-29 Semiconductor Energy Laboratory Co., Ltd. Element substrate, test method for element substrate, and manufacturing method for semiconductor device
US7489204B2 (en) 2005-06-30 2009-02-10 International Business Machines Corporation Method and structure for chip-level testing of wire delay independent of silicon delay
US7550998B2 (en) 2005-10-26 2009-06-23 Motorola, Inc. Inverter circuit having a feedback switch and methods corresponding thereto
US7592876B2 (en) 2005-12-08 2009-09-22 Intel Corporation Leakage oscillator based aging monitor
US7332937B2 (en) 2005-12-28 2008-02-19 Intel Corporation Dynamic logic with adaptive keeper
US20070273450A1 (en) 2006-05-09 2007-11-29 Burton Edward A Method and an apparatus to sense supply voltage
US7804372B2 (en) 2006-06-09 2010-09-28 Fujitsu Limited Ring oscillator for temperature sensor, temperature sensor circuit, and semiconductor device having the same
US20090096495A1 (en) 2006-06-09 2009-04-16 Fujitsu Limited Ring oscillator for temperature sensor, temperature sensor circuit, and semiconductor device having the same
US7535128B2 (en) 2006-09-15 2009-05-19 Mitsubishi Electric Corporation Temperature detector
CN101144741A (en) 2006-09-15 2008-03-19 三菱电机株式会社 Temperature detector
US20080094053A1 (en) 2006-10-24 2008-04-24 Samsung Electronics Co., Ltd. Test circuits having ring oscillators and test methods thereof
US20100018916A1 (en) 2006-11-24 2010-01-28 Zhang Liangchun Horizontal-tube sedimentation-separation apparatus
US20080236876A1 (en) * 2007-03-29 2008-10-02 Ibiden Co., Ltd. Multilayer printed circuit board
US8041518B2 (en) 2007-05-08 2011-10-18 Globalfoundries Inc. Determining die test protocols based on process health
US7795927B2 (en) 2007-08-17 2010-09-14 Raytheon Company Digital circuits with adaptive resistance to single event upset
US20090045834A1 (en) 2007-08-17 2009-02-19 Raytheon Company Digital circuits with adaptive resistance to single event upset
US7760033B2 (en) 2007-12-31 2010-07-20 Intel Corporation Ring oscillators for NMOS and PMOS source to drain leakage and gate leakage
US7642864B2 (en) 2008-01-29 2010-01-05 International Business Machines Corporation Circuits and design structures for monitoring NBTI (negative bias temperature instability) effect and/or PBTI (positive bias temperature instability) effect
US8378754B2 (en) 2008-02-21 2013-02-19 Advantest Corporation Ring oscillator
TW200943719A (en) 2008-02-21 2009-10-16 Advantest Corp Ring oscillator
US20100327983A1 (en) 2008-02-21 2010-12-30 Advantest Corporation Ring oscillator
US7908109B2 (en) 2008-07-08 2011-03-15 Advanced Micro Devices, Inc. Identifying manufacturing disturbances using preliminary electrical test data
US7868706B2 (en) 2008-10-23 2011-01-11 Advanced Micro Devices, Inc. Oscillator device and methods thereof
US20100102891A1 (en) 2008-10-23 2010-04-29 Advanced Micro Devices, Inc. Oscillator device and methods thereof
US20100189160A1 (en) 2009-01-29 2010-07-29 Samsung Electronics Co., Ltd. Temperature sensing circuit of semiconductor device
US8247906B2 (en) 2009-07-06 2012-08-21 Taiwan Semiconductor Manufacturing Company, Ltd. Supplying power to integrated circuits using a grid matrix formed of through-silicon vias
TW201103116A (en) 2009-07-06 2011-01-16 Taiwan Semiconductor Mfg Integrated circuit structure
TW201114347A (en) 2009-10-09 2011-04-16 Kinsus Interconnect Tech Corp Method for fabricating high alignment interlayer conducting structure of embedded circuitry
US20110101998A1 (en) 2009-11-03 2011-05-05 Arm Limited Operating parameter monitoring circuit and method
US20110108988A1 (en) * 2009-11-09 2011-05-12 Dong-Chan Lim Via structures and semiconductor devices having the via structures
TW201118392A (en) 2009-11-18 2011-06-01 Univ Nat Sun Yat Sen Testing device for a passive component embedded in SIP
US8193833B2 (en) 2010-02-10 2012-06-05 Kabushiki Kaisha Toshiba Semiconductor integrated circuit for monitoring characteristics of a semiconductor chip
CN102098028A (en) 2010-10-14 2011-06-15 中国科学院上海微系统与信息技术研究所 Complementary metal-oxide-semiconductor (CMOS) ring oscillator based on mixed crystal orientation silicon on insulator (SOI) technology and manufacturing method thereof
US20130027140A1 (en) 2011-07-27 2013-01-31 Nvidia Corporation Coupling resistance and capacitance analysis systems and methods
US20130106438A1 (en) 2011-11-01 2013-05-02 Nvidia Corporation System and method for examining asymetric operations
US20130106524A1 (en) 2011-11-01 2013-05-02 Nvidia Corporation System and method for examining leakage impacts
US20130110437A1 (en) 2011-11-01 2013-05-02 Nvidia Corporation Determining on-chip voltage and temperature

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
Basab Datta, et al., "Analysis of a Ring Oscillator Based On Chip Thermal Sensor in 65nm Technology", VLSI Design Principles (ECE 658) Lab 4 Project, University of Massachusetts-Amherst, Dec. 23, 2005.
Harshada Vinayak Khare, "Design of an On-Chip Thermal Sensor Using Leakage Current Transistor", Jan. 2010, Thesis University of Minnesota.
Klass, Fabian; "Design for Yield Using Statistical Design", EE380 Computer Systems Colloquium, Stanford University, Feb. 7, 2007.

Also Published As

Publication number Publication date
CN103983809A (en) 2014-08-13
TW201448687A (en) 2014-12-16
TWI495406B (en) 2015-08-01
US20140229783A1 (en) 2014-08-14
DE102013114592A1 (en) 2014-08-14

Similar Documents

Publication Publication Date Title
US9835684B2 (en) In-circuit test structure for printed circuit board
KR101148317B1 (en) Multi-layered circuit board and manufacturing method of multi-layered circuit board
JP6395936B2 (en) Test socket
US9753058B2 (en) Wiring board for testing loaded printed circuit board
US7096748B2 (en) Embedded strain gauge in printed circuit boards
JP2006173146A5 (en)
US11163004B2 (en) Probe head for a testing apparatus of electronic devices with enhanced filtering properties
JP6490600B2 (en) Inspection unit
US20220026481A1 (en) Contact terminal, inspection jig, and inspection apparatus
CN111344578A (en) Contact probe for testing head of high frequency device
KR101467383B1 (en) Device For Testing Semiconductor Connecting Capacitor
US7708607B2 (en) Precision printed circuit board testing tool
US20110203935A1 (en) Apparatus for detecting pattern alignment error
US20150351229A1 (en) Printed circuit board comprising co-planar surface pads and insulating dielectric
JP2012141274A (en) Ceramic substrate for probe card and manufacturing method thereof
JP2006275579A (en) Test substrate and test device
US8390308B2 (en) Testbed for testing electronic circuits and components
KR20170100197A (en) Esl/esr measurement method of substrate for embedding passive element
KR102276512B1 (en) Jig for electric inspection and method of manufacturing the same
US20090004891A1 (en) Test access for high density interconnect boards
CA2656317C (en) Testbed for testing electronic circuits and components
JP2017135128A (en) Test coupon for wiring substrate evaluation
KR101255936B1 (en) circuit board and inspection method of circuit board
JP2016076513A (en) Electronic module
KR101081209B1 (en) A test device for printed circuit board and making method the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: NVIDIA CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:QIN, JINCHAI (IVY);AI, BING;REEL/FRAME:032173/0146

Effective date: 20131111

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4