US9092144B2 - Information processing apparatus, storage apparatus, information processing system, and input/output method - Google Patents

Information processing apparatus, storage apparatus, information processing system, and input/output method Download PDF

Info

Publication number
US9092144B2
US9092144B2 US14/088,566 US201314088566A US9092144B2 US 9092144 B2 US9092144 B2 US 9092144B2 US 201314088566 A US201314088566 A US 201314088566A US 9092144 B2 US9092144 B2 US 9092144B2
Authority
US
United States
Prior art keywords
path
input
timeout
output
timeout time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/088,566
Other languages
English (en)
Other versions
US20140173144A1 (en
Inventor
Kyuu Kobashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Assigned to FUJITSU LIMITED reassignment FUJITSU LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KOBASHI, KYUU
Publication of US20140173144A1 publication Critical patent/US20140173144A1/en
Application granted granted Critical
Publication of US9092144B2 publication Critical patent/US9092144B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/372—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a time-dependent priority, e.g. individually loaded time counters or time slot
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061—Improving I/O performance
    • G06F3/0611—Improving I/O performance in relation to response time
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629—Configuration or reconfiguration of storage systems
    • G06F3/0635—Configuration or reconfiguration of storage systems by changing the path, e.g. traffic rerouting, path reconfiguration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0683—Plurality of storage devices
    • G06F3/0685—Hybrid storage combining heterogeneous device types, e.g. hierarchical storage, hybrid arrays
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/28—Timers or timing mechanisms used in protocols

Definitions

  • the CM 111 - 2 includes, for example, a CPU, a memory, and a cache memory, which are not illustrated, in addition to CAs 112 - 3 and 112 - 4 , and performs IO processing.
  • FIG. 11 is a diagram illustrating a server-side timeout table according to a fourth modified example of an embodiment of the present disclosure.
  • the timeout time field 44 of the leading path stores the timeout time which is used in the leading path in the case of the multi-path environment.
  • the performance difference is different for each storage apparatus 10 or 20 , the performance difference is previously known information, and thus, the CM coefficient depending on a ratio of the performance difference is stored in the CM coefficient field 43 .
  • the timeout table collection unit 5 acquires the timeout table 14 from the storage apparatus 10 by using, for example, an inquiry command at the time of recognizing the storage apparatus 10 and adds data in the server-side timeout table 4 .
  • FIG. 5 is a diagram illustrating the timeout table 14 at the storage apparatus 10 side as an example of the embodiment of the present disclosure.
  • the upper limit field 167 represents an upper limit value of a range in which the timeout time of the storage apparatus 10 may be changed.
  • the storage apparatus 10 returns information representing that the storage apparatus 10 corresponds to the timeout, as a response of the inquiry command. However, the timeout non-correspondence storage apparatus 20 does not return such information.
  • the timeout time acquisition unit 6 refers to the server-side timeout table 4 to acquire the timeout value at step SC 2 .
  • the timeout time acquisition unit 6 refers to the record of the server-side timeout table 4 based on the information on the storage apparatus 10 of the LUN information 7 and the disk 13 of the LUN. For example, when the LUN of the issuance destination of the IO is “E4000-6A0299” and the disk type is the “SSD”, the timeout time acquisition unit 6 refers to the server-side timeout table 4 of FIG. 4 to acquire “10 seconds” as the timeout time of the first IO.
  • the IO issuance unit 8 of the server 2 receives the sense message, along with the response of the IO issued at step SE 1 .
  • the server-side timeout table 204 has a timeout time field 48 in the case in which there is the alternative path, instead of a timeout time 44 of the leading path and a timeout time 40 of the intermediate path of the server-side timeout table 4 according to the embodiment of the present disclosure.
  • the timeout time field 48 in the case in which there is the alternative path stores the timeout times which are used in the paths other than the final path in the case of the multi-path environment.
  • the timeout time acquisition unit 6 refers to the server-side timeout table 204 to set values set in the timeout time field 48 for the paths other than the final path, thereby issuing the IO. In the case of the final path, the IO is issued by using the values set in the timeout time field 46 of the final path.
  • timeout times of all the paths may be set in a server-side timeout table 304 in an order of a leading path, a second path, . . . , an N-th path (e.g., N is an integer of 2 or more).
  • the timeout time acquisition unit 6 refers to the timeout table 4 and the LUN management table 50 to change the timeout time depending on the issuance position of the IO.
  • timeout tables 4 and 14 have the CM coefficients 43 and 143 , it is possible to appropriately set the timeout time in consideration of the performance of the CM (e.g., regarding whether to be the exclusive CM or not) of the storage apparatus 10 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Security & Cryptography (AREA)
  • Signal Processing (AREA)
  • Debugging And Monitoring (AREA)
US14/088,566 2012-12-19 2013-11-25 Information processing apparatus, storage apparatus, information processing system, and input/output method Active US9092144B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2012-277129 2012-12-19
JP2012277129A JP6031992B2 (ja) 2012-12-19 2012-12-19 情報処理装置、情報処理システム、入出力方法及び入出力プログラム

Publications (2)

Publication Number Publication Date
US20140173144A1 US20140173144A1 (en) 2014-06-19
US9092144B2 true US9092144B2 (en) 2015-07-28

Family

ID=49683534

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/088,566 Active US9092144B2 (en) 2012-12-19 2013-11-25 Information processing apparatus, storage apparatus, information processing system, and input/output method

Country Status (5)

Country Link
US (1) US9092144B2 (zh)
EP (1) EP2746928A2 (zh)
JP (1) JP6031992B2 (zh)
KR (1) KR20140079716A (zh)
CN (1) CN103885722A (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5928399B2 (ja) * 2013-04-05 2016-06-01 コニカミノルタ株式会社 画像形成システム及び画像形成システム通信制御方法
CN107204888B (zh) * 2016-03-16 2020-02-14 华为技术有限公司 一种切换超时时间的方法、装置和通信设备
JP6670790B2 (ja) * 2017-03-30 2020-03-25 京セラ株式会社 電源制御方法、分散電源及び制御装置
CN107861847A (zh) * 2017-10-31 2018-03-30 郑州云海信息技术有限公司 一种路径动态检测方法、装置及设备
US11520671B2 (en) * 2020-01-29 2022-12-06 EMC IP Holding Company LLC Fast multipath failover
US20240160734A1 (en) * 2022-11-14 2024-05-16 Sophos Limited Variable timeouts between operating modes of a computer for detecting malicious software

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000276824A (ja) 1999-03-24 2000-10-06 Fujitsu Ltd ライブラリ装置およびライブラリ制御装置
US20050240681A1 (en) * 2004-04-27 2005-10-27 Hitachi, Ltd. Communication device, storage system and a communication method
JP2006235843A (ja) 2005-02-23 2006-09-07 Hitachi Ltd 記憶制御装置及びその制御方法
US20090235110A1 (en) 2008-03-17 2009-09-17 Fujitsu Limited Input/output control method, information processing apparatus, computer readable recording medium

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3201219B2 (ja) * 1995-05-29 2001-08-20 三菱電機株式会社 入出力処理システム
JP4394670B2 (ja) * 2006-09-28 2010-01-06 株式会社日立製作所 ディスク制御装置及びストレージシステム
US7844757B2 (en) * 2008-06-12 2010-11-30 International Machines Business Corporation Method and system for providing multiple paths to user data stored on a SCSI disk
JP5593184B2 (ja) * 2010-09-30 2014-09-17 インターナショナル・ビジネス・マシーンズ・コーポレーション マルチパスを使用するシステム及び方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000276824A (ja) 1999-03-24 2000-10-06 Fujitsu Ltd ライブラリ装置およびライブラリ制御装置
US20050240681A1 (en) * 2004-04-27 2005-10-27 Hitachi, Ltd. Communication device, storage system and a communication method
JP2006235843A (ja) 2005-02-23 2006-09-07 Hitachi Ltd 記憶制御装置及びその制御方法
US20060200593A1 (en) 2005-02-23 2006-09-07 Kosaku Kambayashi Storage controller and controlling method therefor
US20090235110A1 (en) 2008-03-17 2009-09-17 Fujitsu Limited Input/output control method, information processing apparatus, computer readable recording medium
JP2009223702A (ja) 2008-03-17 2009-10-01 Fujitsu Ltd 入出力制御方法、制御装置及びプログラム

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Office Action mailed Dec. 15, 2014 for corresponding Korean Patent Application No. 10-2013-0153871.

Also Published As

Publication number Publication date
KR20140079716A (ko) 2014-06-27
JP2014120125A (ja) 2014-06-30
EP2746928A2 (en) 2014-06-25
US20140173144A1 (en) 2014-06-19
JP6031992B2 (ja) 2016-11-24
CN103885722A (zh) 2014-06-25

Similar Documents

Publication Publication Date Title
US9092144B2 (en) Information processing apparatus, storage apparatus, information processing system, and input/output method
US10366032B2 (en) Information processing apparatus and multipath control method
US8381029B2 (en) Processing method, storage system, information processing apparatus, and computer-readable storage medium storing program
US9977620B2 (en) Storage device and storage system
US7424582B2 (en) Storage system, formatting method and computer program to enable high speed physical formatting
US9229660B2 (en) Storage system and method for controlling storage system
US20090150629A1 (en) Storage management device, storage system control device, storage medium storing storage management program, and storage system
JP2007328408A (ja) ストレージシステム及び記憶制御装置
US9904474B2 (en) Control device and storage system
US20180181307A1 (en) Information processing device, control device and method
US20160147478A1 (en) System, method and relay device
US20140317348A1 (en) Control system, control apparatus, and computer-readable recording medium recording control program thereon
US11797233B2 (en) Data relay device, relay control method, and storage system
US20160224273A1 (en) Controller and storage system
US20150242351A1 (en) Storage system, control apparatus, and computer-readable recording medium having stored therein control program
US20140297981A1 (en) Information processing system, storage device, and backup method
JP6015752B2 (ja) 情報処理装置、情報処理プログラム、およびアクセス制御方法
US10409663B2 (en) Storage system and control apparatus
US20150324127A1 (en) Storage control apparatus and storage control method
US10310954B2 (en) Control device and method for controlling storage devices
US20200073569A1 (en) Storage control system and storage control method
JP2021124796A (ja) 分散コンピューティングシステム及びリソース割当方法
US20140059305A1 (en) Management apparatus, storage device, and initialization method
US9639417B2 (en) Storage control apparatus and control method
JP2018185706A (ja) ストレージ装置及び制御プログラム

Legal Events

Date Code Title Description
AS Assignment

Owner name: FUJITSU LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KOBASHI, KYUU;REEL/FRAME:031828/0180

Effective date: 20131108

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8